{"id":"https://openalex.org/W2047020873","doi":"https://doi.org/10.1142/s0129626410000284","title":"ON THE PERFORMANCE AND TECHNOLOGICAL IMPACT OF ADDING MEMORY CONTROLLERS IN MULTI-CORE PROCESSORS","display_name":"ON THE PERFORMANCE AND TECHNOLOGICAL IMPACT OF ADDING MEMORY CONTROLLERS IN MULTI-CORE PROCESSORS","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2047020873","doi":"https://doi.org/10.1142/s0129626410000284","mag":"2047020873"},"language":"en","primary_location":{"id":"doi:10.1142/s0129626410000284","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129626410000284","pdf_url":null,"source":{"id":"https://openalex.org/S18360026","display_name":"Parallel Processing Letters","issn_l":"0129-6264","issn":["0129-6264","1793-642X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Processing Letters","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008026936","display_name":"Jos\u00e9 Carlos Sancho","orcid":"https://orcid.org/0000-0002-6917-9155"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"JOSE CARLOS SANCHO","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, 08034, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, 08034, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064935199","display_name":"Darren J. Kerbyson","orcid":null},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"DARREN J. KERBYSON","raw_affiliation_strings":["Pacific Northwest National Laboratory, Richland, Washington, 99352, USA"],"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory, Richland, Washington, 99352, USA","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078475557","display_name":"Michael Lang","orcid":"https://orcid.org/0000-0002-3498-6352"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"MICHAEL LANG","raw_affiliation_strings":["Los Alamos National Laboratory, Los Alamos, New Mexico, 87545, USA","Los Alamos National Laboratory, Los#N# Alamos, New Mexico 87545, USA"],"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory, Los Alamos, New Mexico, 87545, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Los Alamos National Laboratory, Los#N# Alamos, New Mexico 87545, USA","institution_ids":["https://openalex.org/I1343871089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008026936"],"corresponding_institution_ids":["https://openalex.org/I2799803557","https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56095211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"04","first_page":"341","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8045772314071655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.741777241230011},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6989432573318481},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5993373990058899},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5271710157394409},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4934157431125641},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.48682230710983276},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4453589916229248},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4234170615673065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41883063316345215},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40547725558280945},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.38034912943840027},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.36438697576522827},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33330124616622925},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.27694445848464966}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8045772314071655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.741777241230011},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6989432573318481},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5993373990058899},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5271710157394409},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4934157431125641},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.48682230710983276},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4453589916229248},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4234170615673065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41883063316345215},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40547725558280945},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.38034912943840027},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.36438697576522827},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33330124616622925},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.27694445848464966},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0129626410000284","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129626410000284","pdf_url":null,"source":{"id":"https://openalex.org/S18360026","display_name":"Parallel Processing Letters","issn_l":"0129-6264","issn":["0129-6264","1793-642X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Parallel Processing Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1983096721","https://openalex.org/W2114921633","https://openalex.org/W4232262529","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W2155373950","https://openalex.org/W4243618206","https://openalex.org/W2587873888","https://openalex.org/W2138825797","https://openalex.org/W3029446734","https://openalex.org/W1993089791","https://openalex.org/W773491645","https://openalex.org/W1979982061"],"abstract_inverted_index":{"The":[0,22],"increasing":[1,129,160],"core-count":[2],"on":[3,87],"current":[4,23,89],"and":[5,46,55,74,97,106],"future":[6],"processors":[7],"is":[8,25,120,140],"posing":[9],"critical":[10],"challenges":[11],"to":[12,16,26,34,122,166,186],"the":[13,28,35,44,64,75,103,117,124,130,144,161,170,189],"memory":[14,20,31,37,69,72,79,83,133,136,164,173,194,206],"subsystem":[15],"efficiently":[17,157],"handle":[18],"concurrent":[19],"requests.":[21],"trend":[24],"increase":[27],"number":[29,131,171],"of":[30,48,77,110,116,132,163,172,191],"channels":[32,70,134,167,174],"available":[33],"processor's":[36],"controller.":[38],"In":[39,60,147],"this":[40,49,152,183],"paper":[41],"we":[42,62,149],"investigate":[43],"advantages":[45],"disadvantages":[47],"approach":[50],"from":[51],"both":[52],"a":[53,93,98,107],"technological":[54],"an":[56],"application":[57,145],"performance":[58,119,153,177],"viewpoint.":[59],"particular,":[61],"explore":[63],"trade-off":[65],"between":[66],"employing":[67],"multiple":[68,78],"per":[71,135],"controller":[73,137,203],"use":[76],"controllers":[80,165,195],"with":[81,197,201,204],"fewer":[82],"channels.":[84,207],"Experiments":[85],"conducted":[86],"two":[88,193,205],"state-of-the-art":[90],"multi-core":[91],"processors,":[92],"6-core":[94],"AMD":[95],"Istanbul":[96],"4-core":[99],"Intel":[100],"Nehalem-EP,":[101],"using":[102,192],"STREAM":[104,118],"benchmark":[105],"wide":[108],"range":[109],"production":[111],"applications.":[112],"An":[113],"analytical":[114],"model":[115],"used":[121],"illustrate":[123],"diminishing":[125],"return":[126],"obtained":[127],"when":[128],"whose":[138],"effect":[139],"also":[141],"seen":[142],"in":[143,182,188],"performance.":[146],"addition,":[148],"show":[150],"that":[151],"degradation":[154],"can":[155,179],"be":[156,180],"addressed":[158],"by":[159],"ratio":[162],"while":[168],"keeping":[169],"constant.":[175],"Significant":[176],"improvements":[178],"achieved":[181],"scheme,":[184],"up":[185],"28%,":[187],"case":[190],"each":[196],"one":[198,202],"channel":[199],"compared":[200]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}