{"id":"https://openalex.org/W2074451741","doi":"https://doi.org/10.1142/s0129053390000133","title":"COMPILER TECHNIQUES FOR OPTIMIZING MEMORY AND REGISTER USAGE ON THE CRAY 2","display_name":"COMPILER TECHNIQUES FOR OPTIMIZING MEMORY AND REGISTER USAGE ON THE CRAY 2","publication_year":1990,"publication_date":"1990-06-01","ids":{"openalex":"https://openalex.org/W2074451741","doi":"https://doi.org/10.1142/s0129053390000133","mag":"2074451741"},"language":"en","primary_location":{"id":"doi:10.1142/s0129053390000133","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129053390000133","pdf_url":null,"source":{"id":"https://openalex.org/S112418432","display_name":"International Journal of High Speed Computing","issn_l":"0129-0533","issn":["0129-0533"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Speed Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112628965","display_name":"C. Eisenbeis","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. EISENBEIS","raw_affiliation_strings":["INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048989161","display_name":"William Jalby","orcid":"https://orcid.org/0000-0002-4975-5469"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"W. JALBY","raw_affiliation_strings":["INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, FranceCurrently at University of Rennes","INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, FranceCurrently at University of Rennes","institution_ids":["https://openalex.org/I1326498283"]},{"raw_affiliation_string":"INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005634620","display_name":"A. Lichnewsky","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. LICHNEWSKY","raw_affiliation_strings":["INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA, Domaine de Voluceau, 78153 Le Chesnay CEDEX, France","institution_ids":["https://openalex.org/I1326498283"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.19036697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"02","issue":"02","first_page":"193","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8817117810249329},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8054971694946289},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7697064876556396},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.7473435997962952},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.693793773651123},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6004762053489685},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.5727857947349548},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5669227838516235},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.5008804798126221},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44208812713623047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.357011079788208},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3458693325519562},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.21781936287879944},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.2096485197544098},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1931869089603424},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.155654639005661},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.08674925565719604}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8817117810249329},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8054971694946289},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7697064876556396},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.7473435997962952},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.693793773651123},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6004762053489685},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.5727857947349548},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5669227838516235},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.5008804798126221},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44208812713623047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.357011079788208},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3458693325519562},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.21781936287879944},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.2096485197544098},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1931869089603424},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.155654639005661},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.08674925565719604},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s0129053390000133","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0129053390000133","pdf_url":null,"source":{"id":"https://openalex.org/S112418432","display_name":"International Journal of High Speed Computing","issn_l":"0129-0533","issn":["0129-0533"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Speed Computing","raw_type":"journal-article"},{"id":"pmh:hdl:10068/44085","is_oa":false,"landing_page_url":"http://hdl.handle.net/10068/44085","pdf_url":null,"source":{"id":"https://openalex.org/S4377196900","display_name":"OpenGrey (Institut de l'Information Scientifique et Technique)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1295345811","host_organization_name":"Institut de l'Information Scientifique et Technique","host_organization_lineage":["https://openalex.org/I1295345811"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"R - Report"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1596795436","https://openalex.org/W4248626492","https://openalex.org/W3082777191","https://openalex.org/W2074352684","https://openalex.org/W1522013263","https://openalex.org/W2083879870","https://openalex.org/W2278840053","https://openalex.org/W2152533950","https://openalex.org/W2122846563","https://openalex.org/W4252395411"],"abstract_inverted_index":{"In":[0,44],"a":[1,5,35,78],"previous":[2],"work":[3,93],"[3],":[4],"cyclic":[6,62],"scheduling":[7,63],"method":[8,26],"was":[9,27],"shown":[10],"efficient":[11],"to":[12,22,54,76],"generate":[13],"vector":[14,41,87],"code":[15],"for":[16],"the":[17,29,39,56,60,66,69,82,95],"Cray-2":[18,40],"architecture,":[19],"and":[20,65,99],"compared":[21],"existing":[23],"compilers.":[24],"This":[25],"using":[28],"framework":[30],"of":[31,38,68,81,97],"microcode":[32],"compaction":[33],"through":[34],"simplified":[36],"model":[37,55],"instruction":[42],"stream.":[43],"this":[45],"paper,":[46],"we":[47],"further":[48],"elaborate":[49],"on":[50],"two":[51],"issues:":[52],"how":[53],"machine":[57],"architecture":[58],"within":[59],"underlying":[61],"method,":[64],"performance":[67,107],"register":[70],"allocation":[71],"technique":[72],"that":[73],"must":[74],"endeavour":[75],"make":[77],"good":[79],"use":[80],"scarce":[83],"resource":[84],"represented":[85],"by":[86],"registers.":[88],"Comparisons":[89],"with":[90],"other":[91],"related":[92],"in":[94],"area":[96],"RISC":[98],"VLIW":[100],"processors":[101],"are":[102],"presented":[103],"as":[104,106],"well":[105],"data.":[108]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}