{"id":"https://openalex.org/W4415938436","doi":"https://doi.org/10.1134/s036176882570032x","title":"Static Memory Layout for Real-Time Operating Systems","display_name":"Static Memory Layout for Real-Time Operating Systems","publication_year":2025,"publication_date":"2025-11-05","ids":{"openalex":"https://openalex.org/W4415938436","doi":"https://doi.org/10.1134/s036176882570032x"},"language":"en","primary_location":{"id":"doi:10.1134/s036176882570032x","is_oa":false,"landing_page_url":"https://doi.org/10.1134/s036176882570032x","pdf_url":null,"source":{"id":"https://openalex.org/S150218641","display_name":"Programming and Computer Software","issn_l":"0361-7688","issn":["0361-7688","1608-3261"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320267","host_organization_name":"Pleiades Publishing","host_organization_lineage":["https://openalex.org/P4310320267","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Pleiades Publishing","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Programming and Computer Software","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056684861","display_name":"S. A. Zelenova","orcid":"https://orcid.org/0000-0002-0776-9651"},"institutions":[{"id":"https://openalex.org/I4210101868","display_name":"Institute for System Programming","ror":"https://ror.org/017ef8252","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210101868","https://openalex.org/I4210124601"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"S. A. Zelenova","raw_affiliation_strings":["Ivannikov Institute for System Programming, Russian Academy of Sciences, 109004, Moscow, Russia"],"raw_orcid":"https://orcid.org/0000-0002-0776-9651","affiliations":[{"raw_affiliation_string":"Ivannikov Institute for System Programming, Russian Academy of Sciences, 109004, Moscow, Russia","institution_ids":["https://openalex.org/I4210101868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5056684861"],"corresponding_institution_ids":["https://openalex.org/I4210101868"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31828666,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"51","issue":"6","first_page":"453","last_page":"462"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.4643999934196472,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.4643999934196472,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14470","display_name":"Advanced Data Processing Techniques","score":0.12330000102519989,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.06509999930858612,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6129999756813049},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6061000227928162},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5335999727249146},{"id":"https://openalex.org/keywords/isolation","display_name":"Isolation (microbiology)","score":0.4997999966144562},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.48899999260902405},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4799000024795532},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4731999933719635},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4530999958515167},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4433000087738037},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4278999865055084}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865999937057495},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6129999756813049},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6061000227928162},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5335999727249146},{"id":"https://openalex.org/C2775941552","wikidata":"https://www.wikidata.org/wiki/Q25212305","display_name":"Isolation (microbiology)","level":2,"score":0.4997999966144562},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.48899999260902405},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4799000024795532},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4731999933719635},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4530999958515167},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4433000087738037},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4278999865055084},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.42289999127388},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4214000105857849},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4129999876022339},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3968000113964081},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.38940000534057617},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.3619999885559082},{"id":"https://openalex.org/C156731835","wikidata":"https://www.wikidata.org/wiki/Q751740","display_name":"Memory leak","level":4,"score":0.34369999170303345},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.3336000144481659},{"id":"https://openalex.org/C34339311","wikidata":"https://www.wikidata.org/wiki/Q1050390","display_name":"C dynamic memory allocation","level":4,"score":0.3179999887943268},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.310699999332428},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.30709999799728394},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.29679998755455017},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2948000133037567},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.2939999997615814},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2906000018119812},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2777000069618225},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.2766999900341034},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.27410000562667847},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.266400009393692},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.262800008058548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2623000144958496},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.25920000672340393},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.25699999928474426},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.2540999948978424},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.25380000472068787},{"id":"https://openalex.org/C63160601","wikidata":"https://www.wikidata.org/wiki/Q253831","display_name":"Priority inheritance","level":5,"score":0.2508000135421753},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1134/s036176882570032x","is_oa":false,"landing_page_url":"https://doi.org/10.1134/s036176882570032x","pdf_url":null,"source":{"id":"https://openalex.org/S150218641","display_name":"Programming and Computer Software","issn_l":"0361-7688","issn":["0361-7688","1608-3261"],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310320267","host_organization_name":"Pleiades Publishing","host_organization_lineage":["https://openalex.org/P4310320267","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Pleiades Publishing","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Programming and Computer Software","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2493159929","https://openalex.org/W4396239783"],"related_works":[],"abstract_inverted_index":{"Abstract":[0],"The":[1,15,141],"task":[2],"of":[3,7,17,65,90,94,118,136],"improving":[4],"the":[5,66,83,88,92,95,119,137],"reliability":[6],"critical":[8],"real-time":[9],"operating":[10],"systems":[11],"(RTOS)":[12],"remains":[13],"relevant.":[14],"use":[16],"detailed":[18],"developer":[19],"requirements":[20,69,125],"provides":[21],"new":[22,32],"opportunities":[23],"in":[24,38,159],"this":[25],"direction":[26],"regarding":[27],"memory":[28,36,43,53,57,68,112,162],"management":[29],"[9].":[30],"A":[31,47],"approach":[33,107,143],"to":[34,75,82,108],"static":[35,52,111,161],"allocation":[37,54,113,120],"an":[39],"RTOS":[40],"with":[41],"reliable":[42],"isolation":[44],"is":[45,70,73,122],"presented.":[46],"method":[48],"for":[49],"constructing":[50,109],"a":[51,62,77,105,110,115],"tool":[55],"(or":[56],"layout":[58],"designer)":[59],"based":[60],"on":[61,87,147],"formal":[63,78],"description":[64,79],"developer\u2019s":[67],"proposed.":[71],"It":[72],"proposed":[74],"build":[76],"without":[80],"reference":[81],"specific":[84],"platform":[85],"but":[86],"basis":[89],"only":[91],"needs":[93],"software":[96],"being":[97],"developed.":[98],"General":[99],"concepts":[100],"are":[101,139],"introduced":[102],"that":[103,126],"enable":[104],"universal":[106],"tool,":[114],"general":[116],"scheme":[117],"algorithm":[121,138],"described,":[123],"and":[124,151,157],"must":[127],"be":[128],"taken":[129],"into":[130],"account":[131],"when":[132],"implementing":[133],"each":[134],"step":[135],"detailed.":[140],"described":[142],"has":[144,152],"been":[145],"tested":[146],"real":[148],"industrial":[149],"projects":[150],"shown":[153],"its":[154],"versatility,":[155],"adaptability,":[156],"efficiency":[158],"designing":[160],"layout.":[163]},"counts_by_year":[],"updated_date":"2026-06-13T06:13:01.061226","created_date":"2025-11-05T00:00:00"}