{"id":"https://openalex.org/W2084532184","doi":"https://doi.org/10.1117/12.582737","title":"A processor for MPEG decoder SOC: a software/hardware co-design approach","display_name":"A processor for MPEG decoder SOC: a software/hardware co-design approach","publication_year":2005,"publication_date":"2005-03-14","ids":{"openalex":"https://openalex.org/W2084532184","doi":"https://doi.org/10.1117/12.582737","mag":"2084532184"},"language":"en","primary_location":{"id":"doi:10.1117/12.582737","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.582737","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030531660","display_name":"Guojun Yu","orcid":"https://orcid.org/0000-0002-8599-9743"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guojun Yu","raw_affiliation_strings":["Zhejiang Univ. (China)","ZHEJIANG UNIVERSITY, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang Univ. (China)","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"ZHEJIANG UNIVERSITY, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111452221","display_name":"Qingdong Yao","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingdong Yao","raw_affiliation_strings":["Zhejiang Univ. (China)","ZHEJIANG UNIVERSITY, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang Univ. (China)","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"ZHEJIANG UNIVERSITY, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047351206","display_name":"Peng Liu","orcid":"https://orcid.org/0000-0001-9107-6673"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Liu","raw_affiliation_strings":["Zhejiang Univ. (China)","ZHEJIANG UNIVERSITY, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang Univ. (China)","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"ZHEJIANG UNIVERSITY, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113940223","display_name":"Zhidi Jiang","orcid":"https://orcid.org/0000-0002-3399-7076"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhidi Jiang","raw_affiliation_strings":["Zhejiang Univ. (China)","ZHEJIANG UNIVERSITY, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang Univ. (China)","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"ZHEJIANG UNIVERSITY, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101706240","display_name":"Fuping Li","orcid":"https://orcid.org/0000-0003-0086-5437"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fuping Li","raw_affiliation_strings":["Stanford Univ. (United States)","Stanford University - USA >  >  >  >"],"affiliations":[{"raw_affiliation_string":"Stanford Univ. (United States)","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Stanford University - USA >  >  >  >","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030531660"],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.3179,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57169374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5685","issue":null,"first_page":"742","last_page":"742"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mmx","display_name":"MMX","score":0.9318252801895142},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8287891149520874},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6986048221588135},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6597012877464294},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5998883247375488},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5832861065864563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5696824789047241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.541210412979126},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.511674165725708},{"id":"https://openalex.org/keywords/media-processor","display_name":"Media processor","score":0.5084556341171265},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4921688437461853},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4394538998603821},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.38467803597450256},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.20928892493247986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18840652704238892},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11845028400421143}],"concepts":[{"id":"https://openalex.org/C85918911","wikidata":"https://www.wikidata.org/wiki/Q904336","display_name":"MMX","level":2,"score":0.9318252801895142},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8287891149520874},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6986048221588135},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6597012877464294},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5998883247375488},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5832861065864563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5696824789047241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.541210412979126},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.511674165725708},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.5084556341171265},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4921688437461853},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4394538998603821},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.38467803597450256},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.20928892493247986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18840652704238892},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11845028400421143}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1117/12.582737","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.582737","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2062172248","https://openalex.org/W2164026451","https://openalex.org/W2148099609","https://openalex.org/W2806352516","https://openalex.org/W2496196108","https://openalex.org/W2538644970","https://openalex.org/W182515070","https://openalex.org/W4310584696","https://openalex.org/W2547383257","https://openalex.org/W2532121209"],"abstract_inverted_index":{"Media":[0],"processing":[1,83,107],"such":[2],"as":[3],"real-time":[4],"compression":[5],"and":[6,30,51,68,104,157,165,168],"decompression":[7],"of":[8,22,78,81,120,136,140],"video":[9,82,106],"signal":[10],"is":[11,34,45,131],"now":[12],"expected":[13],"to":[14,133,163,173],"be":[15],"the":[16,20,76,101,117,121,137],"driving":[17],"force":[18],"in":[19,47,100],"evolution":[21],"media":[23,39,85,94,124],"processor.":[24],"In":[25,61],"this":[26],"paper,":[27],"a":[28,37],"hardware":[29,113],"software":[31],"co-design":[32],"approach":[33],"introduced":[35],"for":[36,123,160,170],"32-bit":[38],"processor:":[40],"MediaDsp3201":[41],"(briefly,":[42],"MD32),":[43],"which":[44],"realized":[46,99],"0.18μm":[48],"TSMC,":[49],"200MHz":[50],"can":[52,152],"achieve":[53],"200":[54],"million":[55],"multiply-accumulate":[56],"(MAC)":[57],"operations":[58],"per":[59],"second.":[60],"our":[62,150],"design,":[63],"we":[64],"have":[65],"emerged":[66],"RISC":[67],"DSP":[69],"into":[70,90],"one":[71],"processor":[72,102],"(RISC/DSP).":[73],"Based":[74],"on":[75],"analysis":[77],"inherent":[79],"characteristics":[80],"algorithms,":[84],"enhancement":[86],"instructions":[87,96,159],"are":[88,97],"adopted":[89],"MD32\u2019instruction":[91],"set.":[92],"The":[93],"extension":[95],"physically":[98],"core,":[103],"improves":[105],"performance":[108],"effectively":[109],"with":[110],"negligible":[111],"additional":[112],"cost":[114],"(2.7%).":[115],"Considering":[116],"high":[118],"complexity":[119],"operation":[122],"instructions,":[125],"technology":[126],"named":[127],"scalable":[128],"super":[129],"pipeline":[130,141],"used":[132],"resolve":[134],"problem":[135],"time":[138],"delay":[139],"stage":[142],"(mainly":[143],"EX":[144],"stage).":[145],"Simulation":[146],"results":[147],"show":[148],"that":[149],"method":[151],"reduce":[153],"more":[154],"than":[155],"31%":[156],"23%":[158],"IDCT":[161],"compared":[162,172],"MMX":[164],"SSE\u2019s":[166],"implementation":[167],"40%":[169],"MC":[171],"MMX\u2019s":[174],"implementation.":[175]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}