{"id":"https://openalex.org/W2044078057","doi":"https://doi.org/10.1117/12.24222","title":"Modular Image Processor: an efficient chip set for real-time image processing","display_name":"Modular Image Processor: an efficient chip set for real-time image processing","publication_year":1990,"publication_date":"1990-09-01","ids":{"openalex":"https://openalex.org/W2044078057","doi":"https://doi.org/10.1117/12.24222","mag":"2044078057"},"language":"en","primary_location":{"id":"doi:10.1117/12.24222","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.24222","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044232386","display_name":"Hughes Waldburger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121266","display_name":"Technicolor (France)","ror":"https://ror.org/02ya5n776","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210121266"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hughes Waldburger","raw_affiliation_strings":["Thomson-TRT Defense (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thomson-TRT Defense (France)","institution_ids":["https://openalex.org/I4210121266"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111664060","display_name":"Jean-Yves Dufour","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121266","display_name":"Technicolor (France)","ror":"https://ror.org/02ya5n776","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210121266"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Yves Dufour","raw_affiliation_strings":["Thomson-TRT Defense (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thomson-TRT Defense (France)","institution_ids":["https://openalex.org/I4210121266"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085590713","display_name":"G. Concordel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121266","display_name":"Technicolor (France)","ror":"https://ror.org/02ya5n776","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210121266"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Concordel","raw_affiliation_strings":["Thomson-TRT Defense (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thomson-TRT Defense (France)","institution_ids":["https://openalex.org/I4210121266"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210121266"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20967976,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1360","issue":null,"first_page":"349","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9668999910354614,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7300959825515747},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7201999425888062},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6850075721740723},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6415085792541504},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6198234558105469},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.6094799041748047},{"id":"https://openalex.org/keywords/realisation","display_name":"Realisation","score":0.6021349430084229},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.4841047525405884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48172977566719055},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4736703038215637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4666948616504669},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.44904932379722595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44353851675987244},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32797932624816895},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2938699424266815},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1413029134273529},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07080087065696716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7300959825515747},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7201999425888062},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6850075721740723},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6415085792541504},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6198234558105469},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.6094799041748047},{"id":"https://openalex.org/C2779462738","wikidata":"https://www.wikidata.org/wiki/Q17146409","display_name":"Realisation","level":2,"score":0.6021349430084229},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.4841047525405884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48172977566719055},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4736703038215637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4666948616504669},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.44904932379722595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44353851675987244},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32797932624816895},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2938699424266815},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1413029134273529},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07080087065696716},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1117/12.24222","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.24222","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338388","display_name":"Eurostars","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2961288924","https://openalex.org/W2810895613","https://openalex.org/W2075250579","https://openalex.org/W2361454123","https://openalex.org/W2789329261","https://openalex.org/W2385247776","https://openalex.org/W2127916158","https://openalex.org/W2106546050","https://openalex.org/W4205718258","https://openalex.org/W1989674257"],"abstract_inverted_index":{"With":[0],"the":[1,42,51,68,84,95,97],"breakthrough":[2],"achieved":[3],"in":[4,23,83],"both":[5],"memory":[6],"capacities":[7],"and":[8],"very":[9],"large":[10,14],"scale":[11],"integration,":[12],"a":[13,58,71,87],"field":[15],"of":[16,50,61,70,86,106],"sophisticated":[17],"algorithms":[18],"can":[19,53],"now":[20],"be":[21,54],"implemented":[22],"real":[24],"time":[25],"or":[26],"video":[27,43],"rate.":[28],"This":[29,64],"is":[30],"especially":[31],"true":[32],"for":[33],"low":[34],"level":[35],"operations":[36,52],"which":[37,92],"are":[38,109],"taking":[39],"into":[40],"account":[41],"image":[44],"itself.":[45],"At":[46],"this":[47],"level,":[48],"most":[49],"carried":[55,81],"out":[56,82],"using":[57],"restricted":[59],"group":[60],"basic":[62],"functions.":[63],"has":[65,93],"led":[66],"to":[67],"realisation":[69],"coherent":[72],"VLSI":[73],"chip":[74,99],"set":[75,100],"named":[76],"MIP":[77],"(Modular":[78],"Image":[79],"Processor)":[80],"framework":[85],"EUREKA":[88],"project.":[89],"The":[90],"methodology":[91],"ruled":[94],"design,":[96],"resulting":[98],"description":[101],"as":[102,104],"well":[103],"one":[105],"its":[107],"applications":[108],"presented.":[110]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}