{"id":"https://openalex.org/W2135194868","doi":"https://doi.org/10.1117/1.2728743","title":"Multiple modular very long instruction word processors based on field programmable gate arrays","display_name":"Multiple modular very long instruction word processors based on field programmable gate arrays","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2135194868","doi":"https://doi.org/10.1117/1.2728743","mag":"2135194868"},"language":"en","primary_location":{"id":"doi:10.1117/1.2728743","is_oa":false,"landing_page_url":"https://doi.org/10.1117/1.2728743","pdf_url":null,"source":{"id":"https://openalex.org/S158511090","display_name":"Journal of Electronic Imaging","issn_l":"1017-9909","issn":["1017-9909","1560-229X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Imaging","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108777711","display_name":"Vincent Brost","orcid":null},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Vincent Brost","raw_affiliation_strings":["Univ. de Bourgogne (France)","Universite de Bourgogne, Laboratoire Le2i, Aile de l\u2019Ingenieur\u2013Mirande, BP 47870-21078 Dijon Cedex, France"],"affiliations":[{"raw_affiliation_string":"Univ. de Bourgogne (France)","institution_ids":["https://openalex.org/I177064439"]},{"raw_affiliation_string":"Universite de Bourgogne, Laboratoire Le2i, Aile de l\u2019Ingenieur\u2013Mirande, BP 47870-21078 Dijon Cedex, France","institution_ids":["https://openalex.org/I177064439"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108777711"],"corresponding_institution_ids":["https://openalex.org/I177064439"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64439805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"2","first_page":"023001","last_page":"023001"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8863462209701538},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8328824043273926},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7590194344520569},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6911320686340332},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.616875171661377},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6110343337059021},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6000780463218689},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5260205864906311},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5005595684051514},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48267844319343567},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4476081430912018},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.43773993849754333},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4120391011238098},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41186100244522095}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8863462209701538},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8328824043273926},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7590194344520569},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6911320686340332},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.616875171661377},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6110343337059021},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6000780463218689},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5260205864906311},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5005595684051514},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48267844319343567},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4476081430912018},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.43773993849754333},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4120391011238098},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41186100244522095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1117/1.2728743","is_oa":false,"landing_page_url":"https://doi.org/10.1117/1.2728743","pdf_url":null,"source":{"id":"https://openalex.org/S158511090","display_name":"Journal of Electronic Imaging","issn_l":"1017-9909","issn":["1017-9909","1560-229X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electronic Imaging","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1949412827","https://openalex.org/W1964932639","https://openalex.org/W1968256745","https://openalex.org/W1971399800","https://openalex.org/W1971987268","https://openalex.org/W1986370385","https://openalex.org/W2004667742","https://openalex.org/W2013739734","https://openalex.org/W2025385617","https://openalex.org/W2072948403","https://openalex.org/W2098709384","https://openalex.org/W2121152778","https://openalex.org/W2140321074","https://openalex.org/W2146309939","https://openalex.org/W2147698426","https://openalex.org/W2148666852","https://openalex.org/W2152430060"],"related_works":["https://openalex.org/W1507303735","https://openalex.org/W2556885209","https://openalex.org/W2104456922","https://openalex.org/W2372852242","https://openalex.org/W2040077846","https://openalex.org/W2123792842","https://openalex.org/W2164026451","https://openalex.org/W1996426321","https://openalex.org/W2025736307","https://openalex.org/W2609256860"],"abstract_inverted_index":{"Modern":[0],"field":[1],"programmable":[2],"gate":[3],"array":[4],"(FPGA)":[5],"chips,":[6],"with":[7,78,182],"their":[8],"large":[9],"memory":[10],"capacity":[11],"and":[12,110,132,142,169,176,205],"reconfigurability":[13],"potential,":[14],"are":[15,96],"opening":[16],"new":[17,86],"frontiers":[18],"in":[19,46,103,120,136,164],"rapid":[20],"prototyping":[21],"of":[22,28,101,115,129],"embedded":[23],"systems.":[24],"With":[25],"the":[26,56,99,107,113,116,151,210,215],"advent":[27],"high-density":[29],"FPGAs,":[30],"it":[31],"is":[32,214],"now":[33],"possible":[34],"to":[35,97,105,111,122,173,225],"implement":[36],"a":[37,72,79,88,133],"high-performance":[38],"very":[39],"long":[40],"instruction":[41,81],"word":[42],"(VLIW)":[43],"processor":[44,213],"core":[45],"an":[47,145,159,165,179],"FPGA.":[48],"This":[49,185],"paper":[50],"describes":[51],"research":[52],"results":[53,156],"about":[54],"enabling":[55],"DSP":[57,74,102,216,227],"TMS320":[58],"C6201":[59,75],"model":[60,77],"for":[61,190,199],"real-time":[62,124],"image":[63,130],"processing":[64,131],"applications":[65],"by":[66],"exploiting":[67],"FPGA":[68,118,146,180],"technology.":[69],"We":[70,83],"present":[71],"modular":[73],"VHDL":[76,174],"variable":[80],"set.":[82],"call":[84],"this":[85,208],"development":[87,108,152],"minimum":[89],"mandatory":[90],"modules":[91],"(M3)":[92],"approach.":[93],"Our":[94,155,194],"goals":[95],"keep":[98],"flexibility":[100],"order":[104,121],"shorten":[106],"cycle":[109,153,221],"use":[112],"totality":[114],"powerful":[117],"resources":[119],"increase":[123],"performance.":[125],"Some":[126],"common":[127],"algorithms":[128],"face":[134],"tracking":[135],"video":[137],"sequences":[138],"application":[139],"were":[140],"created":[141],"validated":[143],"on":[144,178],"VirtexII-2000":[147],"multimedia":[148],"board":[149],"using":[150],"proposed.":[154],"demonstrate":[157],"that":[158],"algorithm":[160],"can":[161,222],"easily":[162],"be,":[163],"optimal":[166],"manner,":[167],"specified":[168],"then":[170],"automatically":[171],"converted":[172],"language":[175],"implemented":[177],"device":[181],"system-level":[183],"software.":[184],"makes":[186],"our":[187,219],"approach":[188,195],"suitable":[189],"developing":[191],"co-design":[192,200],"environments.":[193],"applies":[196],"some":[197],"criteria":[198],"tools:":[201],"flexibility,":[202],"modularity,":[203],"performance,":[204],"reusability.":[206],"In":[207],"paper,":[209],"target":[211],"VLIW":[212],"TMS320C6x.":[217],"Nonetheless,":[218],"design":[220],"be":[223],"generalized":[224],"other":[226],"processors.":[228]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}