{"id":"https://openalex.org/W3033135646","doi":"https://doi.org/10.1109/vts48691.2020.9107642","title":"Switch Level Time Simulation of CMOS Circuits with Adaptive Voltage and Frequency Scaling","display_name":"Switch Level Time Simulation of CMOS Circuits with Adaptive Voltage and Frequency Scaling","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3033135646","doi":"https://doi.org/10.1109/vts48691.2020.9107642","mag":"3033135646"},"language":"en","primary_location":{"id":"doi:10.1109/vts48691.2020.9107642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101864125","display_name":"Eric Schneider","orcid":"https://orcid.org/0000-0003-2296-1956"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Eric Schneider","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101864125"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":0.3082,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55806852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"71","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.784476637840271},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6254600286483765},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6089613437652588},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5720995664596558},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5711210370063782},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5663092136383057},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.498737096786499},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46512648463249207},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4627983272075653},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4516054391860962},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42183977365493774},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3717500567436218},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35427552461624146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35184937715530396},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25188809633255005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15953728556632996},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11421102285385132}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.784476637840271},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6254600286483765},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6089613437652588},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5720995664596558},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5711210370063782},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5663092136383057},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.498737096786499},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46512648463249207},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4627983272075653},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4516054391860962},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42183977365493774},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3717500567436218},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35427552461624146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35184937715530396},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25188809633255005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15953728556632996},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11421102285385132},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts48691.2020.9107642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1480376833","https://openalex.org/W1518236483","https://openalex.org/W1521862294","https://openalex.org/W1974885092","https://openalex.org/W1980942247","https://openalex.org/W2038509324","https://openalex.org/W2048597497","https://openalex.org/W2059454390","https://openalex.org/W2066949876","https://openalex.org/W2070617947","https://openalex.org/W2088115909","https://openalex.org/W2103288275","https://openalex.org/W2104596471","https://openalex.org/W2115296652","https://openalex.org/W2117648153","https://openalex.org/W2134067926","https://openalex.org/W2146410479","https://openalex.org/W2150382568","https://openalex.org/W2159127270","https://openalex.org/W2159542688","https://openalex.org/W2166888965","https://openalex.org/W2167078995","https://openalex.org/W2363714217","https://openalex.org/W2542833283","https://openalex.org/W2543907405","https://openalex.org/W2564408197","https://openalex.org/W2620788899","https://openalex.org/W2787894218","https://openalex.org/W2792821003","https://openalex.org/W2956496679","https://openalex.org/W3143959151","https://openalex.org/W3147150317","https://openalex.org/W4237090517","https://openalex.org/W4241388048","https://openalex.org/W6675422573","https://openalex.org/W6675891092"],"related_works":["https://openalex.org/W2104195520","https://openalex.org/W2509605615","https://openalex.org/W4246549437","https://openalex.org/W2077986289","https://openalex.org/W4251160711","https://openalex.org/W4231839681","https://openalex.org/W2144172916","https://openalex.org/W4240279603","https://openalex.org/W2154638730","https://openalex.org/W2347708070"],"abstract_inverted_index":{"Design":[0],"and":[1,31,34,79,114,127,140],"test":[2],"validation":[3,61],"of":[4,62,73,98,103,117,120,131,144],"systems":[5,63,133],"with":[6,15,64,84,142,154],"adaptive":[7],"voltage-and":[8],"frequency":[9],"scaling":[10],"(AVFS)":[11],"requires":[12],"timing":[13,17],"simulation":[14,35,123,153],"accurate":[16],"models":[18,24],"under":[19,75],"multiple":[20,118],"operating":[21],"points.":[22],"Such":[23],"are":[25],"usually":[26],"located":[27],"at":[28,50],"logic":[29,150],"level":[30,52,151],"compromise":[32],"accuracy":[33,139],"speed":[36],"due":[37],"to":[38,89,146],"the":[39,44,99,108,122,138],"runtime":[40],"complexity.This":[41],"paper":[42],"presents":[43],"first":[45],"massively":[46],"parallel":[47],"time":[48,152],"simulator":[49],"switch":[51],"that":[53],"uses":[54],"parametric":[55],"delay":[56,94],"modeling":[57,95],"for":[58,92],"efficient":[59],"timing-accurate":[60],"AVFS.":[65],"It":[66],"provides":[67],"full":[68],"glitch-accurate":[69],"switching":[70],"activity":[71],"information":[72],"designs":[74],"varying":[76],"supply":[77],"voltage":[78],"temperature.":[80],"Offline":[81],"statistical":[82],"learning":[83],"regression":[85],"analysis":[86],"is":[87,125,134],"employed":[88],"generate":[90],"polynomials":[91],"dynamic":[93],"by":[96],"approximation":[97],"first-order":[100],"electrical":[101],"parameters":[102],"CMOS":[104],"standard":[105],"cells.":[106],"With":[107],"parallelization":[109],"on":[110],"graphics":[111],"processing":[112],"units":[113],"simultaneous":[115],"exploitation":[116],"dimensions":[119],"parallelism":[121],"throughput":[124],"maximized":[126],"scalable-design":[128],"space":[129],"exploration":[130],"AVFS-based":[132],"enabled.":[135],"Results":[136],"demonstrate":[137],"efficiency":[141],"speedups":[143],"up":[145],"159\u00d7":[147],"over":[148],"conventional":[149],"static":[155],"delays.":[156]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}