{"id":"https://openalex.org/W2034467026","doi":"https://doi.org/10.1109/vts.2013.6548913","title":"Reduced code linearity testing of pipeline adcs in the presence of noise","display_name":"Reduced code linearity testing of pipeline adcs in the presence of noise","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2034467026","doi":"https://doi.org/10.1109/vts.2013.6548913","mag":"2034467026"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110602748","display_name":"A. Laraba","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"A. Laraba","raw_affiliation_strings":["TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","TIMA Lab., Grenoble INP-UJF, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Lab., Grenoble INP-UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091734149","display_name":"Haralampos\u2010G. Stratigopoulos","orcid":"https://orcid.org/0000-0002-9943-5607"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Stratigopoulos","raw_affiliation_strings":["TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","TIMA Lab., Grenoble INP-UJF, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Lab., Grenoble INP-UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061963866","display_name":"Salvador Mir","orcid":"https://orcid.org/0000-0001-9911-8946"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Mir","raw_affiliation_strings":["TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","TIMA Lab., Grenoble INP-UJF, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory (CNRS-Grenoble INP-UJF), Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA Lab., Grenoble INP-UJF, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210087012","https://openalex.org/I177483745","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083393285","display_name":"Herv\u00e9 Naudet","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Naudet","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","STMicroelectron., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectron., Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060709508","display_name":"G. Bret","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Bret","raw_affiliation_strings":["STMicroelectronics, Grenoble, France","STMicroelectron., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectron., Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110602748"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I177483745","https://openalex.org/I4210087012","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":2.2647,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.88050479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6631293296813965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6493462920188904},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5882891416549683},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.5415691137313843},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5327406525611877},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.4737297594547272},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4653409719467163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46141016483306885},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.4301253855228424},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3394392132759094},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.160466730594635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15827521681785583},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14678671956062317},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11157095432281494}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6631293296813965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6493462920188904},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5882891416549683},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.5415691137313843},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5327406525611877},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.4737297594547272},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4653409719467163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46141016483306885},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.4301253855228424},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3394392132759094},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.160466730594635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15827521681785583},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14678671956062317},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11157095432281494},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vts.2013.6548913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548913","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00975951v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00975951","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE VLSI Test Symposium (VTS'13), Berkeley, CA, USA, April 29 - May 02, Apr 2013, Berkeley, CA, United States. pp.1-6, ⟨10.1109/VTS.2013.6548913⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1500355126","https://openalex.org/W1776750336","https://openalex.org/W2032514868","https://openalex.org/W2065670053","https://openalex.org/W2099885537","https://openalex.org/W2111642149","https://openalex.org/W2129523661","https://openalex.org/W2157683703","https://openalex.org/W6637936845"],"related_works":["https://openalex.org/W2023858428","https://openalex.org/W4247324130","https://openalex.org/W2538259895","https://openalex.org/W2126963364","https://openalex.org/W4400804331","https://openalex.org/W2218509615","https://openalex.org/W2051287254","https://openalex.org/W2370937376","https://openalex.org/W1489573155","https://openalex.org/W2107628111"],"abstract_inverted_index":{"Reduced":[0],"code":[1,129],"testing":[2,130],"of":[3,10,21,25,54,60,63,88,93,96,113,121,148],"a":[4,22,76,157],"pipeline":[5,81],"analog-to-digital":[6],"converter":[7],"(ADC)":[8],"consists":[9],"inferring":[11],"the":[12,19,30,36,38,41,51,58,61,64,72,86,91,94,97,114,119,133,141,149],"complete":[13],"static":[14,98,134],"transfer":[15],"function":[16],"by":[17],"measuring":[18],"width":[20],"small":[23],"subset":[24,53],"codes.":[26],"This":[27],"technique":[28,74,131],"exploits":[29],"redundancy":[31,115],"that":[32,57,85,126],"is":[33,48],"present":[34],"in":[35],"way":[37],"ADC":[39],"processes":[40],"analog":[42],"input":[43],"signal.":[44],"The":[45],"main":[46],"challenge":[47],"to":[49,75,116,140,152],"select":[50],"initial":[52],"codes":[55,65,150],"such":[56],"widths":[59],"rest":[62],"can":[66],"be":[67,153],"estimated":[68],"correctly.":[69],"By":[70],"applying":[71],"state-of-the-art":[73],"real":[77],"11-bit":[78],"2.5-bit/stage,":[79],"55nm":[80],"ADC,":[82],"we":[83,109],"observed":[84],"presence":[87],"noise":[89],"affected":[90],"accuracy":[92,138],"estimation":[95],"performances":[99,135],"(e.g,":[100],"differential":[101],"nonlinearity":[102],"and":[103],"integral":[104],"non-linearity).":[105],"In":[106],"this":[107,127],"paper,":[108],"exploit":[110],"another":[111],"feature":[112],"cancel":[117],"out":[118],"effect":[120],"noise.":[122],"Experimental":[123],"measurements":[124],"demonstrate":[125],"reduced":[128],"estimates":[132],"with":[136],"an":[137],"equivalent":[139],"standard":[142],"histogram":[143],"technique.":[144],"Only":[145],"6":[146],"%":[147],"need":[151],"considered":[154],"which":[155],"represents":[156],"very":[158],"significant":[159],"test":[160],"time":[161],"reduction.":[162]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}