{"id":"https://openalex.org/W2063162525","doi":"https://doi.org/10.1109/vts.2010.5469566","title":"Innovative practices session 7C: Verification and testing challenges in high-level synthesis","display_name":"Innovative practices session 7C: Verification and testing challenges in high-level synthesis","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2063162525","doi":"https://doi.org/10.1109/vts.2010.5469566","mag":"2063162525"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2010.5469566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068991400","display_name":"Sandip Ray","orcid":"https://orcid.org/0000-0002-8671-5052"},"institutions":[{"id":"https://openalex.org/I206437052","display_name":"University of Management and Technology","ror":"https://ror.org/02d75a424","country_code":"US","type":"education","lineage":["https://openalex.org/I206437052"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Ray","raw_affiliation_strings":["University of Technology, USA","University of Texas at Austin#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Technology, USA","institution_ids":["https://openalex.org/I206437052"]},{"raw_affiliation_string":"University of Texas at Austin#TAB#","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108510816","display_name":"Jayanta Bhadra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jayanta Bhadra","raw_affiliation_strings":["Freescale Semiconductor, Inc., USA","Freescale Semiconductor Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Inc","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"250","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11741","display_name":"Flexible and Reconfigurable Manufacturing Systems","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7225849032402039},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7215436100959778},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6560617685317993},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.569070041179657},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5552550554275513},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5379493832588196},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5363970994949341},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5163816213607788},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4830494523048401},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47778353095054626},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4756469428539276},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.4382340908050537},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.42587220668792725},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.35254305601119995},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.22772550582885742},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1480661928653717},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1008848249912262}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7225849032402039},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7215436100959778},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6560617685317993},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.569070041179657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5552550554275513},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5379493832588196},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5363970994949341},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5163816213607788},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4830494523048401},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47778353095054626},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4756469428539276},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.4382340908050537},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.42587220668792725},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.35254305601119995},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.22772550582885742},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1480661928653717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1008848249912262},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2010.5469566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2010.5469566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 28th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1984090905","https://openalex.org/W1831349210","https://openalex.org/W2133642747","https://openalex.org/W1603163876","https://openalex.org/W2131133849","https://openalex.org/W2133071611","https://openalex.org/W2545675050","https://openalex.org/W1956832902"],"abstract_inverted_index":{"Recent":[0],"years":[1],"have":[2],"seen":[3,78],"continuing":[4],"miniaturization":[5],"of":[6,18,26,40],"VLSI":[7],"technologies,":[8],"producing":[9],"chips":[10],"with":[11,22,61,99],"very":[12],"high":[13,23],"transistor":[14],"density.":[15],"A":[16],"consequence":[17],"this":[19,83],"advancement,":[20],"together":[21],"computational":[24],"demands":[25],"modern":[27],"applications,":[28],"is":[29,59,76,87],"that":[30],"hardware":[31,52,96],"designs":[32],"are":[33],"rising":[34],"in":[35],"complexity":[36],"to":[37,49,66,82,88,110],"make":[38],"use":[39],"all":[41],"the":[42,85,90],"available":[43],"transistors.":[44],"This":[45],"makes":[46],"it":[47],"challenging":[48],"develop":[50],"reliable":[51],"through":[53,112],"hand-crafted":[54],"RTL":[55],"implementations.":[56],"The":[57],"problem":[58],"exacerbated":[60],"aggressive":[62],"time-to-market":[63],"requirements,":[64],"leading":[65],"a":[67,80,95,100],"design":[68,75,91,97],"productivity":[69],"gap.":[70],"Electronic":[71],"System":[72],"Level":[73],"(ESL)":[74],"often":[77],"as":[79],"solution":[81],"gap:":[84],"idea":[86],"raise":[89],"abstraction":[92],"by":[93],"specifying":[94],"behaviorally":[98],"high-level":[101],"language":[102],"(e.g.,":[103,116],"SystemC).":[104],"High-level":[105],"synthesis":[106],"translates":[107],"ESL":[108],"specifications":[109],"RTL,":[111],"several":[113],"inter-dependent":[114],"transformations":[115],"compilation,":[117],"scheduling,":[118],"resource":[119],"allocation,":[120],"control":[121],"synthesis,":[122],"etc).":[123]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}