{"id":"https://openalex.org/W2166661626","doi":"https://doi.org/10.1109/vtest.2003.1197642","title":"Eliminating non-determinism during test of high-speed source synchronous differential buses","display_name":"Eliminating non-determinism during test of high-speed source synchronous differential buses","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2166661626","doi":"https://doi.org/10.1109/vtest.2003.1197642","mag":"2166661626"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.2003.1197642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Mohanram","raw_affiliation_strings":["Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012356472","display_name":"Nur A. Touba","orcid":"https://orcid.org/0000-0001-5083-6701"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.A. Touba","raw_affiliation_strings":["Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021693439"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.7386,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85725625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1 and 2","issue":null,"first_page":"121","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.683795690536499},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6487730145454407},{"id":"https://openalex.org/keywords/device-under-test","display_name":"Device under test","score":0.5331361293792725},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5244767069816589},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5136120319366455},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.47428447008132935},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43488311767578125},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.4236494302749634},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38999590277671814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38470691442489624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36206382513046265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2203732430934906},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10157710313796997},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08559560775756836}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.683795690536499},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6487730145454407},{"id":"https://openalex.org/C76249512","wikidata":"https://www.wikidata.org/wiki/Q1206780","display_name":"Device under test","level":3,"score":0.5331361293792725},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5244767069816589},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5136120319366455},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.47428447008132935},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43488311767578125},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.4236494302749634},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38999590277671814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38470691442489624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36206382513046265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2203732430934906},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10157710313796997},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08559560775756836},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C44838205","wikidata":"https://www.wikidata.org/wiki/Q127995","display_name":"Microwave","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vtest.2003.1197642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.2003.1197642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 21st VLSI Test Symposium, 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.79.8239","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.79.8239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.utexas.edu/~touba/research/vts03b.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1702507447","https://openalex.org/W1955007476","https://openalex.org/W2121331887","https://openalex.org/W2126621570","https://openalex.org/W6679004695"],"related_works":["https://openalex.org/W2089881199","https://openalex.org/W4386292891","https://openalex.org/W4232628459","https://openalex.org/W4386968318","https://openalex.org/W2093992207","https://openalex.org/W2120480196","https://openalex.org/W2147289961","https://openalex.org/W4312516786","https://openalex.org/W1993985975","https://openalex.org/W2198316478"],"abstract_inverted_index":{"The":[0,104],"at-speed":[1,110],"functional":[2,111],"testing":[3],"of":[4,17,29,35,59,86,94,109,132,135,140,153,155],"deep":[5],"sub-micron":[6],"devices":[7],"equipped":[8],"with":[9],"high-speed":[10,65,99,156],"I/O":[11,19,66,100],"ports":[12],"and":[13,123,143],"the":[14,27,32,36,55,60,64,69,90,95,98,107,114,133,151],"asynchronous":[15],"nature":[16],"such":[18],"transactions":[20],"poses":[21],"significant":[22,165],"challenges.":[23],"In":[24],"this":[25],"paper,":[26],"problem":[28,166],"nondeterminism":[30],"in":[31,54,126,170],"output":[33],"response":[34],"device-under-test":[37],"(DUT)":[38],"is":[39,102,145],"described.":[40],"This":[41],"can":[42,168],"arise":[43],"due":[44],"to":[45,63,81,113,159],"limited":[46],"automated":[47],"test":[48,87,127],"equipment":[49],"(ATE)":[50],"edge":[51],"placement":[52],"accuracy(EPA)":[53],"source":[56],"synchronous":[57],"clock":[58,92,141],"stimulus":[61],"stream":[62],"port":[67,101],"from":[68,97],"tester.":[70],"A":[71],"simple":[72],"yet":[73],"effective":[74],"solution":[75,105],"that":[76,149,167],"uses":[77],"a":[78,83,118,138,164],"trigger":[79],"signal":[80],"initiate":[82],"deterministic":[84],"transfer":[85],"inputs":[88],"into":[89],"core":[91],"domain":[93],"DUT":[96,115],"presented.":[103,146],"allows":[106],"application":[108,128],"patterns":[112],"while":[116],"incurring":[117],"very":[119],"small":[120],"hardware":[121],"overhead":[122],"trivial":[124],"increase":[125],"time.":[129],"An":[130],"analysis":[131],"probability":[134],"non-determinism":[136,161],"as":[137,150],"function":[139],"speed":[142],"EPA":[144],"It":[147],"shows":[148],"frequency":[152],"operation":[154],"I/Os":[157],"continues":[158],"rise,":[160],"will":[162],"become":[163],"result":[169],"an":[171],"unacceptable":[172],"yield":[173],"loss.":[174]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}