{"id":"https://openalex.org/W2132987443","doi":"https://doi.org/10.1109/vtest.1995.512677","title":"An experimental evaluation of the differential BICS for I/sub DDQ/ testing","display_name":"An experimental evaluation of the differential BICS for I/sub DDQ/ testing","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2132987443","doi":"https://doi.org/10.1109/vtest.1995.512677","mag":"2132987443"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.1995.512677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1995.512677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE VLSI Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007917566","display_name":"Walter W. Weber","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"W.W. Weber","raw_affiliation_strings":["Department of Electrical Engineering, Aubum University, Auburn, AL, USA","[Dept. of Electr. Eng., Auburn Univ., AL, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Auburn Univ., AL, USA]","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014114241","display_name":"A.D. Singh","orcid":"https://orcid.org/0000-0001-5649-8483"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.D. Singh","raw_affiliation_strings":["Department of Electrical Engineering, Aubum University, Auburn, AL, USA","[Dept. of Electr. Eng., Auburn Univ., AL, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Auburn Univ., AL, USA]","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007917566"],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":0.2065,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4790502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"472","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.7296831011772156},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7116497755050659},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.6483365297317505},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5937075018882751},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5246337056159973},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4929478168487549},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4788815379142761},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4383404552936554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4343542158603668},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.424054890871048},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2839479148387909}],"concepts":[{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.7296831011772156},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7116497755050659},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.6483365297317505},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5937075018882751},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5246337056159973},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4929478168487549},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4788815379142761},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4383404552936554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4343542158603668},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.424054890871048},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2839479148387909},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.1995.512677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1995.512677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE VLSI Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W130008253","https://openalex.org/W1545771592","https://openalex.org/W1996007494","https://openalex.org/W2015873919","https://openalex.org/W2080147108","https://openalex.org/W2115729533","https://openalex.org/W2134332340","https://openalex.org/W2154087083","https://openalex.org/W2155032882","https://openalex.org/W2156443301","https://openalex.org/W2163245195","https://openalex.org/W2168681397","https://openalex.org/W4243630186"],"related_works":["https://openalex.org/W2164017138","https://openalex.org/W2181536841","https://openalex.org/W2946329844","https://openalex.org/W2121399123","https://openalex.org/W1549631873","https://openalex.org/W188508038","https://openalex.org/W2075762290","https://openalex.org/W2102383741","https://openalex.org/W2111156521","https://openalex.org/W2114987195"],"abstract_inverted_index":{"In":[0,40],"this":[1,43],"paper":[2],"we":[3,45],"present":[4],"an":[5],"experimental":[6],"study":[7,80],"on":[8],"the":[9,16,36,47,64,68,87],"effectiveness":[10],"of":[11,35,42,49,67,78,93,112],"I/sub":[12,83],"DDQ/":[13,84],"testing":[14,85],"using":[15],"differential":[17,69],"built-in":[18],"current":[19],"sensor":[20],"(BICS)":[21],"circuit.":[22],"Two":[23],"new":[24],"test":[25],"chips":[26],"were":[27],"designed":[28],"and":[29,57,60],"fabricated":[30],"implementing":[31],"a":[32],"CMOS":[33,54],"version":[34],"74181":[37],"ALU":[38],"chip.":[39],"copies":[41],"circuit":[44],"included":[46],"capability":[48],"activating":[50],"45":[51],"different":[52],"\"realistic\"":[53],"faults:":[55],"inter-":[56],"intra-layer":[58],"shorts":[59],"opens.":[61],"We":[62],"examine":[63],"fault":[65],"coverage":[66],"BICS":[70],"for":[71,102],"these":[72,96],"realistic":[73],"faults.":[74],"A":[75],"significant":[76],"finding":[77],"our":[79],"is":[81],"that":[82],"has":[86],"potential":[88],"to":[89],"detect":[90],"several":[91],"classes":[92],"\"opens\".":[94],"Moreover,":[95],"include":[97],"precisely":[98],"those":[99],"open":[100],"faults":[101],"which":[103],"two":[104],"pattern":[105],"voltage":[106],"tests":[107],"can":[108],"get":[109],"invalidated":[110],"because":[111],"transient":[113],"switching":[114],"states.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}