{"id":"https://openalex.org/W2147909695","doi":"https://doi.org/10.1109/vtest.1995.512652","title":"Scan testing of micropipelines","display_name":"Scan testing of micropipelines","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2147909695","doi":"https://doi.org/10.1109/vtest.1995.512652","mag":"2147909695"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.1995.512652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1995.512652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE VLSI Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035660330","display_name":"O.A. Petlin","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"O.A. Petlin","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.B. Furber","raw_affiliation_strings":["Department of Computer Science, University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035660330"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.4386,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.82684747,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"296","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7139131426811218},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6933141946792603},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6474617123603821},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6305849552154541},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6202247738838196},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6075704097747803},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5693883299827576},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5627318024635315},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.542268693447113},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5119642019271851},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5051954388618469},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43230515718460083},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4282812774181366},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.42363521456718445},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41410452127456665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3516356348991394},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3453432619571686},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3025653660297394},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2855378985404968},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25324368476867676},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.20544874668121338},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1680494248867035},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13211804628372192}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7139131426811218},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6933141946792603},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6474617123603821},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6305849552154541},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6202247738838196},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6075704097747803},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5693883299827576},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5627318024635315},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.542268693447113},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5119642019271851},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5051954388618469},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43230515718460083},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4282812774181366},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.42363521456718445},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41410452127456665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3516356348991394},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3453432619571686},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3025653660297394},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2855378985404968},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25324368476867676},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.20544874668121338},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1680494248867035},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13211804628372192},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vtest.1995.512652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1995.512652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th IEEE VLSI Test Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/f6b7a871-0f3c-459e-ab87-a80f0e9e28dc","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/f6b7a871-0f3c-459e-ab87-a80f0e9e28dc","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Petlin, O A & Furber, S B 1995, Scan testing of micropipelines. in Proceedings of the IEEE VLSI Test Symposium|Proc IEEE VLSI Test Symp. IEEE Computer Society , pp. 296-301, Proceedings of the 13th IEEE VLSI Test Symposium, Princeton, NJ, USA, 1/07/95. < http://dblp.uni-trier.de/db/conf/vts/vts1995.html#PetlinF95 >","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/f6b7a871-0f3c-459e-ab87-a80f0e9e28dc","is_oa":false,"landing_page_url":"http://dblp.uni-trier.de/db/conf/vts/vts1995.html#PetlinF95","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Petlin, O A & Furber, S B 1995, Scan testing of micropipelines. in Proceedings of the IEEE VLSI Test Symposium|Proc IEEE VLSI Test Symp. IEEE Computer Society , pp. 296-301, Proceedings of the 13th IEEE VLSI Test Symposium, Princeton, NJ, USA, 1/07/95. < http://dblp.uni-trier.de/db/conf/vts/vts1995.html#PetlinF95 >","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1534774275","https://openalex.org/W1568221460","https://openalex.org/W1967575124","https://openalex.org/W1983496191","https://openalex.org/W2107163997","https://openalex.org/W2116790693","https://openalex.org/W2141768816","https://openalex.org/W2148903683","https://openalex.org/W2166402441","https://openalex.org/W2296552982","https://openalex.org/W2537389385","https://openalex.org/W4231905827"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2129124567","https://openalex.org/W2167571917","https://openalex.org/W3088373974","https://openalex.org/W2620614665","https://openalex.org/W2146547687","https://openalex.org/W2049913894","https://openalex.org/W2801332551","https://openalex.org/W2127184179","https://openalex.org/W2053311960"],"abstract_inverted_index":{"The":[0,28,64],"micropipeline":[1],"approach":[2,67],"to":[3,18],"designing":[4],"asynchronous":[5],"VLSI":[6],"circuits":[7],"has":[8],"successfully":[9],"been":[10],"used":[11],"in":[12,25,54,79],"the":[13,34,40,45,51,57,61,70,80,84],"AMULET1":[14],"microprocessor.":[15],"A":[16],"method":[17],"design":[19],"and":[20,55,76,88],"test":[21,29,36,52,66,97],"micropipelines":[22],"is":[23,31],"presented":[24],"this":[26],"paper.":[27],"strategy":[30],"based":[32],"on":[33],"scan":[35],"technique.":[37],"It":[38],"allows":[39],"separate":[41],"testing":[42],"of":[43,60,72],"all":[44,73],"data":[46],"processing":[47,86],"blocks":[48],"by":[49],"scanning":[50],"patterns":[53],"shifting":[56],"responses":[58],"out":[59],"stage":[62],"registers.":[63],"proposed":[65],"provides":[68],"for":[69,83],"detection":[71],"single":[74],"stuck-at":[75],"delay":[77],"faults":[78],"micropipeline.":[81],"Tests":[82],"combinational":[85],"logic":[87],"state":[89],"holding":[90],"elements":[91],"can":[92],"be":[93],"derived":[94],"using":[95],"standard":[96],"generation":[98],"techniques.":[99]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}