{"id":"https://openalex.org/W2099449916","doi":"https://doi.org/10.1109/vtest.1994.292300","title":"Realization of fully path-delay-fault testable non-scan sequential circuits","display_name":"Realization of fully path-delay-fault testable non-scan sequential circuits","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2099449916","doi":"https://doi.org/10.1109/vtest.1994.292300","mag":"2099449916"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.1994.292300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1994.292300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE VLSI Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030488537","display_name":"Wuudiann Ke","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"W. Ke","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts, Amherst, MA, USA","Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109191186","display_name":"P.R. Menon","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.R. Menon","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Massachusetts, Amherst, MA, USA","Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030488537"],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":0.4131,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57310818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7164172530174255},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6532947421073914},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6517893671989441},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5926373600959778},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5877591371536255},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5239615440368652},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4720521867275238},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4635787010192871},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.43567711114883423},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4229251742362976},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.415188729763031},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4111764430999756},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39012250304222107},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3336677551269531},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3305876851081848},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24002942442893982},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1513877511024475},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07358288764953613}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7164172530174255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6532947421073914},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6517893671989441},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5926373600959778},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5877591371536255},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5239615440368652},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4720521867275238},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4635787010192871},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.43567711114883423},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4229251742362976},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.415188729763031},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4111764430999756},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39012250304222107},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3336677551269531},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3305876851081848},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24002942442893982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1513877511024475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07358288764953613},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.1994.292300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1994.292300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE VLSI Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W70061769","https://openalex.org/W1980596025","https://openalex.org/W2005319125","https://openalex.org/W2022821928","https://openalex.org/W2100386062","https://openalex.org/W2114367488","https://openalex.org/W2114615162","https://openalex.org/W2122125326","https://openalex.org/W2128627202","https://openalex.org/W2160337870","https://openalex.org/W4240090193","https://openalex.org/W6602845172"],"related_works":["https://openalex.org/W2134454856","https://openalex.org/W2535130387","https://openalex.org/W1969142133","https://openalex.org/W2006457427","https://openalex.org/W2141396628","https://openalex.org/W4245485844","https://openalex.org/W2120257283","https://openalex.org/W2137555930","https://openalex.org/W2105463797","https://openalex.org/W2122578592"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,23,32],"new":[3],"approach":[4],"to":[5,44],"synthesizing":[6],"fully":[7,33],"path-delay-fault":[8],"testable":[9,35],"non-scan":[10],"sequential":[11],"circuits.":[12],"Two":[13],"methods":[14,30],"are":[15],"proposed.":[16],"Given":[17],"the":[18,38],"state":[19,25],"transition":[20],"graph":[21],"of":[22,28],"finite":[24],"machine,":[26],"one":[27],"our":[29],"generates":[31],"robustly":[34],"circuit":[36],"while":[37],"other":[39],"method,":[40],"which":[41],"may":[42],"lead":[43],"more":[45],"area-efficient":[46],"circuits,":[47],"guarantees":[48],"robust":[49],"or":[50],"validatable":[51],"non-robust":[52],"tests":[53],"for":[54],"all":[55],"paths.<":[56],"<ETX":[57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}