{"id":"https://openalex.org/W2136603243","doi":"https://doi.org/10.1109/vtest.1994.292291","title":"Fault probabilities in routing channels of VLSI standard cell designs","display_name":"Fault probabilities in routing channels of VLSI standard cell designs","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W2136603243","doi":"https://doi.org/10.1109/vtest.1994.292291","mag":"2136603243"},"language":"en","primary_location":{"id":"doi:10.1109/vtest.1994.292291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1994.292291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE VLSI Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029698258","display_name":"Gerald Spiegel","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"G. Spiegel","raw_affiliation_strings":["Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Karlsruhe, Germany","Institute of Computer Design and Fault Tolerance, Karlsruhe University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Institute of Computer Design and Fault Tolerance, Karlsruhe University, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5029698258"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.616,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6751908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"340","last_page":"347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8160939812660217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6072965860366821},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6065378189086914},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5878601670265198},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.4538666903972626},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4173443019390106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36006462574005127},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24743527173995972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19777262210845947},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.1320905089378357},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11841464042663574}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8160939812660217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6072965860366821},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6065378189086914},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5878601670265198},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.4538666903972626},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4173443019390106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36006462574005127},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24743527173995972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19777262210845947},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.1320905089378357},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11841464042663574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vtest.1994.292291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vtest.1994.292291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE VLSI Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1972470900","https://openalex.org/W1996007494","https://openalex.org/W2011039300","https://openalex.org/W2033724727","https://openalex.org/W2035295318","https://openalex.org/W2041090186","https://openalex.org/W2080147108","https://openalex.org/W2099344861","https://openalex.org/W2117312779","https://openalex.org/W2129555080","https://openalex.org/W2129940463","https://openalex.org/W2137128459","https://openalex.org/W2138223068","https://openalex.org/W2146509701","https://openalex.org/W2152406824","https://openalex.org/W2164185837","https://openalex.org/W2165672048","https://openalex.org/W2189218524","https://openalex.org/W2543125493"],"related_works":["https://openalex.org/W2072989701","https://openalex.org/W3090875125","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W1738647919","https://openalex.org/W2143608234","https://openalex.org/W3000179092","https://openalex.org/W88258363","https://openalex.org/W1986774039","https://openalex.org/W2050511294"],"abstract_inverted_index":{"Two":[0],"algorithms":[1],"for":[2,24,34],"the":[3,28,44,47],"extraction":[4],"of":[5,13,30,40,46],"bridging":[6],"and":[7],"break":[8],"faults":[9],"from":[10],"routing":[11],"channels":[12],"VLSI":[14],"standard":[15],"cell":[16],"designs":[17],"are":[18],"presented.":[19],"Using":[20],"an":[21],"improved":[22],"method":[23],"critical":[25],"area":[26],"calculation":[27],"probability":[29],"occurrence":[31],"is":[32],"determined":[33],"each":[35],"fault.":[36],"An":[37],"experimental":[38],"analysis":[39],"actual":[41],"layouts":[42],"shows":[43],"feasibility":[45],"approach.<":[48],"<ETX":[49],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[50],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[51]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}