{"id":"https://openalex.org/W4401880266","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631377","title":"A 3.2GHz-15GHz Low Jitter Resonant Clock Featuring Rotary Traveling Wave Oscillators in Intel 4 CMOS for 3D Heterogeneous Multi-Die Systems","display_name":"A 3.2GHz-15GHz Low Jitter Resonant Clock Featuring Rotary Traveling Wave Oscillators in Intel 4 CMOS for 3D Heterogeneous Multi-Die Systems","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4401880266","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631377"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072530511","display_name":"Vinayak Honkote","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vinayak Honkote","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084364715","display_name":"Jainaveen Sundaram","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jainaveen Sundaram","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024748519","display_name":"Satish Yada","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satish Yada","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106752629","display_name":"Chinnusamy Kalimuthu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chinnusamy Kalimuthu","raw_affiliation_strings":["Intel Labs,India"],"affiliations":[{"raw_affiliation_string":"Intel Labs,India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108974434","display_name":"Juhi Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Juhi Patil","raw_affiliation_strings":["Intel Labs,India"],"affiliations":[{"raw_affiliation_string":"Intel Labs,India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024018528","display_name":"Richard Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Lee","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106769660","display_name":"Cristan Paulino","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cristan Paulino","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043332479","display_name":"Paolo Aseron","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Aseron","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050158366","display_name":"Trang Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trang Nguyen","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075283638","display_name":"Amreesh Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amreesh Rao","raw_affiliation_strings":["Client Computing Group, Intel,USA"],"affiliations":[{"raw_affiliation_string":"Client Computing Group, Intel,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080985621","display_name":"Dileep Kurian","orcid":"https://orcid.org/0009-0000-9348-8348"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dileep Kurian","raw_affiliation_strings":["Design Engineering Group, Intel,USA"],"affiliations":[{"raw_affiliation_string":"Design Engineering Group, Intel,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100413848","display_name":"Mingming Xu","orcid":"https://orcid.org/0000-0001-9511-6257"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingming Xu","raw_affiliation_strings":["Design Engineering Group, Intel,USA"],"affiliations":[{"raw_affiliation_string":"Design Engineering Group, Intel,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104140953","display_name":"Yan Song","orcid":"https://orcid.org/0009-0000-4347-8926"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Song","raw_affiliation_strings":["Design Engineering Group, Intel,USA"],"affiliations":[{"raw_affiliation_string":"Design Engineering Group, Intel,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016416631","display_name":"Tanay Karnik","orcid":"https://orcid.org/0000-0003-0072-1492"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanay Karnik","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013164342","display_name":"Anuradha Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anuradha Srinivasan","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Labs,USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":17,"corresponding_author_ids":["https://openalex.org/A5072530511"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.4449,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62700006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8924894332885742},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8282317519187927},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6374059915542603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5536419749259949},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4503164291381836},{"id":"https://openalex.org/keywords/traveling-wave","display_name":"Traveling wave","score":0.4294438660144806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3667237162590027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3648379147052765},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35237500071525574},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3386102318763733},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.3378210961818695},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08598798513412476}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8924894332885742},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8282317519187927},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6374059915542603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5536419749259949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4503164291381836},{"id":"https://openalex.org/C2988173416","wikidata":"https://www.wikidata.org/wiki/Q37172","display_name":"Traveling wave","level":2,"score":0.4294438660144806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3667237162590027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3648379147052765},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35237500071525574},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3386102318763733},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.3378210961818695},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08598798513412476},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W4256054528"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W3095633856","https://openalex.org/W2058044441"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,13,76],"resonant":[3,55,66],"clocking":[4],"technique":[5],"featuring":[6],"rotary":[7,14,56],"traveling":[8],"wave":[9],"oscillators":[10],"(RTWOs)":[11],"and":[12,26,30,80,91],"oscillatory":[15],"array":[16,43],"(ROA)":[17],"in":[18,32],"Intel":[19],"4":[20],"CMOS":[21],"for":[22,100],"high-frequency,":[23],"low-jitter,":[24],"low-power":[25],"low-skew":[27],"clock":[28],"generation":[29],"distribution":[31],"3D":[33],"heterogeneous":[34],"multi-die":[35,101],"systems.":[36],"The":[37,72],"active":[38],"base":[39],"die":[40],"incorporates":[41],"an":[42],"of":[44,49,64],"four":[45],"coupled":[46],"RTWOs":[47],"capable":[48],"dynamic":[50],"frequency":[51,78],"tuning.":[52],"Three":[53],"independent":[54],"rings":[57],"are":[58],"implemented":[59],"to":[60],"demonstrate":[61],"the":[62],"range":[63,83],"native":[65],"frequencies":[67],"with":[68,84],"very":[69,85],"low":[70,86],"jitter.":[71],"circuits":[73],"operate":[74],"across":[75],"wide":[77],"(3.2GHz-15GHz)":[79],"voltage":[81],"(0.55V-1.2V)":[82],"measured":[87],"period":[88],"jitter":[89],"(107fs-705fs)":[90],"minimal":[92],"duty-cycle":[93],"distortion":[94],"<tex":[95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(50\\pm":[97],"0.8\\%)$</tex>":[98],"suitable":[99],"high-performance":[102],"GPUs.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}