{"id":"https://openalex.org/W4286571649","doi":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830489","title":"2.4GHz, Double-Buffered, 4kb Standard-Cell-Based Register File with Low-Power Mixed-Frequency Clocking for Machine Learning Accelerators","display_name":"2.4GHz, Double-Buffered, 4kb Standard-Cell-Based Register File with Low-Power Mixed-Frequency Clocking for Machine Learning Accelerators","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4286571649","doi":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830489"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46769.2022.9830489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830489","pdf_url":null,"source":{"id":"https://openalex.org/S4363605407","display_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Intel Corp,Circuit Research Lab,Hillsboro,OR","Circuit Research Lab, Intel Corp, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Circuit Research Lab,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Intel Corp,Circuit Research Lab,Hillsboro,OR","Circuit Research Lab, Intel Corp, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Circuit Research Lab,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Intel Corp,Circuit Research Lab,Hillsboro,OR","Circuit Research Lab, Intel Corp, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Circuit Research Lab,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066464351","display_name":"Arnab Raha","orcid":"https://orcid.org/0000-0002-8848-1069"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arnab Raha","raw_affiliation_strings":["Intel Corp,Advanced Architecture VPU IP Movidius,Santa Clara,CA","Advanced Architecture VPU IP Movidius, Intel Corp, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Advanced Architecture VPU IP Movidius,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Advanced Architecture VPU IP Movidius, Intel Corp, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111835644","display_name":"Raymond Sung","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raymond Sung","raw_affiliation_strings":["Intel Corp,Advanced Architecture VPU IP Movidius,Santa Clara,CA","Advanced Architecture VPU IP Movidius, Intel Corp, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Advanced Architecture VPU IP Movidius,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Advanced Architecture VPU IP Movidius, Intel Corp, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052021148","display_name":"Deepak A. Mathaikutty","orcid":"https://orcid.org/0009-0004-3768-1337"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak Mathaikutty","raw_affiliation_strings":["Intel Corp,Advanced Architecture VPU IP Movidius,Santa Clara,CA","Advanced Architecture VPU IP Movidius, Intel Corp, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Advanced Architecture VPU IP Movidius,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Advanced Architecture VPU IP Movidius, Intel Corp, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Corp,Circuit Research Lab,Hillsboro,OR","Circuit Research Lab, Intel Corp, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Circuit Research Lab,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Intel Corp,Circuit Research Lab,Hillsboro,OR","Circuit Research Lab, Intel Corp, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Circuit Research Lab,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corp,Circuit Research Lab,Hillsboro,OR","Circuit Research Lab, Intel Corp, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corp,Circuit Research Lab,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5109340111"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06972327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"64","issue":null,"first_page":"22","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.944877564907074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7592097520828247},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5710236430168152},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5325324535369873},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5159388184547424},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.4465402066707611},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4220374822616577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32302653789520264},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26551538705825806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19640618562698364},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.19458922743797302},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16445690393447876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10405999422073364}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.944877564907074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7592097520828247},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5710236430168152},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5325324535369873},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5159388184547424},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.4465402066707611},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4220374822616577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32302653789520264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26551538705825806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19640618562698364},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.19458922743797302},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16445690393447876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10405999422073364},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46769.2022.9830489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830489","pdf_url":null,"source":{"id":"https://openalex.org/S4363605407","display_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2626712922","https://openalex.org/W3105438192"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W2356166161","https://openalex.org/W3144620029","https://openalex.org/W4249089198","https://openalex.org/W2130533867","https://openalex.org/W2540018280","https://openalex.org/W2139082473","https://openalex.org/W2045163867","https://openalex.org/W2771613338","https://openalex.org/W2362964507"],"abstract_inverted_index":{"A":[0],"double-buffered,":[1],"4kb":[2],"standard-cell-based":[3],"register":[4,50],"file":[5,51],"with":[6,48],"measured":[7,40],"2.4GHz":[8],"operation":[9],"at":[10,18,45],"0.65V,":[11],"100\u00b0C":[12],"and":[13,35,55],"scalable":[14],"performance":[15],"to":[16],"3.7GHz":[17],"0.8V":[19],"is":[20],"fabricated":[21],"in":[22],"a":[23,39],"leading-edge":[24],"CMOS":[25],"node.":[26],"Double-buffering,":[27],"Gray-coded":[28],"read/write":[29,52],"addressing,":[30],"super-multi-bit":[31],"macro":[32],"standard":[33],"cells,":[34],"mixed-frequency":[36],"clocking":[37],"enable":[38],"peak":[41],"energy-efficiency":[42],"of":[43],"5.73TOPS/W":[44],"0.5V,":[46],"0\u00b0C":[47],"14%/11%":[49],"power":[53],"savings":[54],"28%":[56],"area":[57],"reduction":[58],"over":[59],"conventional":[60],"ping-pong":[61],"design.":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}