{"id":"https://openalex.org/W2526479254","doi":"https://doi.org/10.1109/vlsic.2016.7573554","title":"A 4fJ/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS","display_name":"A 4fJ/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2526479254","doi":"https://doi.org/10.1109/vlsic.2016.7573554","mag":"2526479254"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2016.7573554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2016.7573554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075692568","display_name":"Sudhir Satpathy","orcid":"https://orcid.org/0000-0003-3511-3526"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhir Satpathy","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078003656","display_name":"Vikram Suresh","orcid":"https://orcid.org/0000-0001-8879-1967"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram Suresh","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052797504","display_name":"Greg Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Chen","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Res. Lab., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5039276616"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.74280609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.7976956367492676},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7134218215942383},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6005730032920837},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.48932144045829773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48245149850845337},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4520343840122223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30165690183639526},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.20484799146652222},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16876313090324402},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10321703553199768},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.09991675615310669}],"concepts":[{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.7976956367492676},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7134218215942383},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6005730032920837},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.48932144045829773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48245149850845337},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4520343840122223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30165690183639526},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.20484799146652222},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16876313090324402},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10321703553199768},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.09991675615310669}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2016.7573554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2016.7573554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4386278306","https://openalex.org/W2594513438","https://openalex.org/W2010558539","https://openalex.org/W2580259249","https://openalex.org/W3096667951","https://openalex.org/W4288068867","https://openalex.org/W102880045","https://openalex.org/W1911569504","https://openalex.org/W4388510194","https://openalex.org/W2109445684"],"abstract_inverted_index":{"A":[0],"1024-bit":[1],"delay-hardened":[2],"physically":[3],"unclonable":[4],"function":[5],"(PUF)":[6],"array":[7],"is":[8],"fabricated":[9],"in":[10,46],"14nm":[11],"tri-gate":[12],"CMOS,":[13],"targeted":[14],"for":[15],"on-die":[16],"secure":[17],"generation":[18],"of":[19,30,53,57],"a":[20],"full-entropy":[21],"128bit":[22],"key.":[23],"Differential":[24],"clock":[25],"delay":[26],"injection,":[27],"selective":[28],"destabilization":[29],"unstable":[31,58],"bits":[32,60],"and":[33,50],"temporal-majority-voting":[34],"(TMV)":[35],"based":[36],"winnowing":[37],"enable":[38],"1.7\u00d7":[39],"higher":[40],"post-burn-in":[41],"BER":[42,52],"improvement,":[43],"50%":[44],"reduction":[45],"dark-bit":[47],"induced":[48],"bit-errors":[49],"worst-case":[51],"1.46%.":[54],"Spectral":[55],"analysis":[56],"PUF":[59],"show":[61],"significant":[62],"1/f":[63],"noise":[64],"impacts":[65],"below":[66],"500MHz.":[67],"In-situ":[68],"field":[69],"aging":[70],"with":[71],"write":[72],"feedback":[73],"improves":[74],"bit":[75],"stability":[76],"by":[77],"up":[78],"to":[79],"48%.":[80]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}