{"id":"https://openalex.org/W1975118571","doi":"https://doi.org/10.1109/vlsic.2012.6243818","title":"A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS","display_name":"A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W1975118571","doi":"https://doi.org/10.1109/vlsic.2012.6243818","mag":"1975118571"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2012.6243818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088477949","display_name":"Farhana Sheikh","orcid":"https://orcid.org/0000-0001-5078-0816"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhana Sheikh","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shekhar Borkar","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, OR-97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5109340111"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.6051,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6763344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"118","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9152129292488098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6610342860221863},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.616425633430481},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5478347539901733},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.5439467430114746},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5352025628089905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4962673783302307},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.46838313341140747},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4601351320743561},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25660601258277893},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15806683897972107},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1336875557899475},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11128106713294983},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.10584601759910583},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09023138880729675}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9152129292488098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6610342860221863},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.616425633430481},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5478347539901733},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.5439467430114746},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5352025628089905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4962673783302307},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.46838313341140747},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4601351320743561},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25660601258277893},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15806683897972107},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1336875557899475},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11128106713294983},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.10584601759910583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09023138880729675}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2012.6243818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2153114026"],"related_works":["https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W1564887326","https://openalex.org/W3215589575","https://openalex.org/W2116803521","https://openalex.org/W3150959508","https://openalex.org/W1571090276","https://openalex.org/W2773283032","https://openalex.org/W1973800584","https://openalex.org/W2771613338"],"abstract_inverted_index":{"A":[0],"128-entry":[1],"\u00d7":[2],"152b":[3],"3-read/2-write":[4],"ported":[5],"multi-precision":[6],"floating-point":[7],"register":[8],"file/shuffler":[9],"with":[10,51],"measured":[11,52],"2.8GHz":[12],"operation":[13],"is":[14],"fabricated":[15],"in":[16],"1.05V,":[17],"32nm":[18],"CMOS.":[19],"Single-precision":[20],"(24b-mantissa),":[21],"2-way":[22],"12b":[23],"or":[24],"4-way":[25,59],"6b":[26],"reduced":[27],"mantissa":[28],"precision":[29],"modes,":[30],"certainty":[31],"tracking":[32],"bits,":[33],"mode-dependent":[34],"gating,":[35],"area-efficient":[36],"windowing":[37],"using":[38],"1R/1W":[39],"cells,":[40],"and":[41,67],"ultra-low-voltage":[42],"read/write":[43],"circuits":[44],"enable":[45],"350mV-1.2V":[46],"wide":[47],"dynamic":[48],"voltage":[49],"range":[50],"peak":[53],"energy-efficiency":[54],"of":[55],"751GOPS/W":[56],"at":[57],"400mV,":[58],"6b-mode":[60],"(22.3\u00d7":[61],"higher":[62],"than":[63],"1.05V":[64],"single-precision":[65,72],"mode)":[66],"19%":[68],"area":[69],"reduction":[70],"over":[71],"3R/2W":[73],"implementations.":[74]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}