{"id":"https://openalex.org/W4404954239","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767834","title":"A High Throughput, Energy-Efficient Architecture for Variable Precision Computing in DRAM","display_name":"A High Throughput, Energy-Efficient Architecture for Variable Precision Computing in DRAM","publication_year":2024,"publication_date":"2024-10-06","ids":{"openalex":"https://openalex.org/W4404954239","doi":"https://doi.org/10.1109/vlsi-soc62099.2024.10767834"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc62099.2024.10767834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001928991","display_name":"Gian Singh","orcid":"https://orcid.org/0000-0001-6649-8487"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gian Singh","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078607817","display_name":"Ayushi Dube","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ayushi Dube","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030130819","display_name":"Sarma Vrudhula","orcid":"https://orcid.org/0000-0001-9278-2959"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarma Vrudhula","raw_affiliation_strings":["Arizona State University,Tempe,AZ,USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Tempe,AZ,USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001928991"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.5186,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67253701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9051793217658997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7374991178512573},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7175634503364563},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.5354291200637817},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.480520099401474},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4772622287273407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4089038074016571},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.393961638212204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20239269733428955},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18390041589736938}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9051793217658997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7374991178512573},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7175634503364563},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.5354291200637817},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.480520099401474},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4772622287273407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4089038074016571},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.393961638212204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20239269733428955},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18390041589736938},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc62099.2024.10767834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc62099.2024.10767834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IFIP/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[{"id":"https://openalex.org/G3285678730","display_name":null,"funder_award_id":"2324945","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2765234579","https://openalex.org/W2766489088","https://openalex.org/W2809205380","https://openalex.org/W2896090304","https://openalex.org/W2963809228","https://openalex.org/W2981124343","https://openalex.org/W3135906938","https://openalex.org/W3209151516","https://openalex.org/W4224251331","https://openalex.org/W4285121610","https://openalex.org/W4309044236","https://openalex.org/W4366668483","https://openalex.org/W4378800821","https://openalex.org/W4393407075","https://openalex.org/W6637373629","https://openalex.org/W6684191040","https://openalex.org/W6687483927"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2161286015","https://openalex.org/W2269474412","https://openalex.org/W2433923775","https://openalex.org/W80860381"],"abstract_inverted_index":{"DRAM-based":[0],"near-memory":[1,48],"architectures":[2,172],"are":[3,66],"recognized":[4],"for":[5,91,145,181],"their":[6],"ability":[7],"to":[8,15,86,111,133,169],"deliver":[9],"substantial":[10,161],"energy":[11,166],"efficiency":[12],"and":[13,26,41,73,94,102,129,137,165,173],"throughput":[14],"execute":[16],"data-intensive":[17],"tasks.":[18],"However,":[19],"the":[20,31,60,81,175,178,182],"inherent":[21],"limitations":[22],"regarding":[23],"area,":[24],"power,":[25],"timing":[27,154],"within":[28],"DRAM":[29,53,148],"allow":[30],"integration":[32,146],"of":[33,68,177,184],"only":[34],"primitive":[35],"processing":[36,49,62,104],"elements":[37],"with":[38,147],"limited":[39],"operations":[40,113],"application":[42],"support.":[43],"This":[44],"paper":[45,158],"introduces":[46],"a":[47,55,77,126,160],"architecture":[50,180],"based":[51],"on":[52],"featuring":[54],"novel":[56],"computing":[57],"unit":[58],"termed":[59],"neuron":[61],"element":[63],"(NPE).":[64],"NPEs":[65,82,124],"capable":[67],"performing":[69],"multiple":[70],"arithmetic,":[71],"logical,":[72],"predicate":[74],"operations.":[75],"With":[76],"well-defined":[78],"instruction":[79],"set,":[80],"can":[83,107],"be":[84,108],"programmed":[85],"support":[87],"standard":[88],"data":[89],"formats":[90],"floating":[92],"point":[93,96],"fixed":[95],"precision":[97],"used":[98],"in":[99,163],"different":[100],"AI/ML":[101],"signal":[103],"applications.":[105],"They":[106],"dynamically":[109],"reconfigured":[110],"switch":[112],"during":[114],"run-time":[115],"without":[116,149],"increasing":[117],"overall":[118],"latency":[119,164],"or":[120,153],"power":[121,130],"consumption.":[122],"The":[123],"have":[125],"small":[127],"area":[128],"footprint":[131],"compared":[132,168],"conventional":[134],"MAC":[135],"units":[136],"other":[138],"functionally":[139],"equivalent":[140],"implementations,":[141],"making":[142],"them":[143],"suitable":[144],"compromising":[150],"its":[151],"organization":[152],"constraints.":[155],"Furthermore,":[156],"this":[157],"shows":[159],"improvement":[162],"consumption":[167],"prior":[170],"in-memory":[171],"demonstrates":[174],"efficacy":[176],"proposed":[179],"acceleration":[183],"neural":[185],"network":[186],"inference.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}