{"id":"https://openalex.org/W4308651027","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939635","title":"A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for Testing System-on-Chip Designs","display_name":"A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for Testing System-on-Chip Designs","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308651027","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939635"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038267086","display_name":"Anu Asokan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Anu Asokan","raw_affiliation_strings":["L&T Technology Services Pvt Ltd"],"affiliations":[{"raw_affiliation_string":"L&T Technology Services Pvt Ltd","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038267086"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12265029,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8144168853759766},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6998300552368164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5988898873329163},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5289222002029419},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.5028871893882751},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4499635398387909},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43522509932518005},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4280393719673157},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41936230659484863},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3936319947242737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32998228073120117},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1922893524169922},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12950342893600464},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.12070685625076294},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10400897264480591},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.09628188610076904},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09533166885375977}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8144168853759766},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6998300552368164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5988898873329163},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5289222002029419},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.5028871893882751},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4499635398387909},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43522509932518005},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4280393719673157},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41936230659484863},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3936319947242737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32998228073120117},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1922893524169922},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12950342893600464},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.12070685625076294},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10400897264480591},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.09628188610076904},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09533166885375977},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1938529945","https://openalex.org/W2004384265","https://openalex.org/W2029997441","https://openalex.org/W2075060462","https://openalex.org/W2095779147","https://openalex.org/W2109791184","https://openalex.org/W2117004592","https://openalex.org/W2117791241","https://openalex.org/W2133465946","https://openalex.org/W4237073340","https://openalex.org/W6680098104"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W1837475237","https://openalex.org/W2128015051","https://openalex.org/W4229489461","https://openalex.org/W3088373974"],"abstract_inverted_index":{"Signal-Integrity":[0],"(SI)":[1],"issues":[2,32],"impose":[3],"significant":[4],"challenges":[5],"to":[6,22,35,59,92,195,213,217],"test":[7,111,156],"engineers":[8],"in":[9,41,62,72,84,121],"developing":[10],"a":[11,60,93,107,116,128,140],"defect-free":[12],"SoC":[13,104],"design.":[14],"Deep":[15],"nanometer":[16],"technology":[17],"designs":[18],"are":[19,33,55],"always":[20],"vulnerable":[21],"various":[23],"signal-integrity":[24],"issues.":[25],"In":[26,123],"complex":[27],"System-on-Chip":[28],"(SoC)":[29],"designs,":[30],"these":[31,150],"due":[34],"the":[36,42,48,63,73,98,103,165,174,180,191],"ever-increasing":[37],"timing":[38],"delay":[39,118,197,203],"variations":[40],"interconnecting":[43],"networks":[44,77],"and":[45,52,57,75,101,154],"gates.":[46],"Thereby,":[47],"chip\u2019s":[49],"overall":[50],"performance":[51],"power":[53,74],"consumption":[54],"affected":[56],"contribute":[58],"rise":[61],"defective":[64],"parts":[65],"per":[66],"million":[67],"(DPPM).":[68],"Supply":[69],"noise":[70,88,160,176],"(SN)":[71],"ground":[76],"is":[78,211],"one":[79],"factor":[80],"that":[81,113],"increase":[82],"defects":[83,198],"an":[85],"SoC.":[86],"This":[87,162],"can":[89],"be":[90],"eliminated":[91],"great":[94],"extent":[95],"by":[96,138,189,199],"modeling":[97],"SI":[99],"impacts":[100],"testing":[102],"design":[105,181],"with":[106],"set":[108,141],"of":[109,142],"high-quality":[110],"patterns":[112,157],"will":[114],"insure":[115],"better":[117],"defect":[119],"coverage":[120],"designs.":[122],"our":[124],"work,":[125],"we":[126],"propose":[127],"step-by-step":[129],"SN":[130],"aware":[131],"Automatic":[132],"Test":[133],"Pattern":[134],"Generation":[135],"(ATPG)":[136],"flow":[137,163,188,210],"selecting":[139],"sensitive":[143],"victim":[144,151],"gate":[145,152],"nets,":[146],"simultaneously":[147],"inducing":[148],"all":[149],"nets":[153,168],"generating":[155,200],"under":[158],"supply":[159,175],"impact.":[161],"uses":[164],"most":[166],"effective":[167,207],"for":[169],"pattern":[170,208],"generation":[171,209],"based":[172],"on":[173],"information":[177],"determined":[178],"from":[179],"layout.":[182],"We":[183],"have":[184],"developed":[185],"this":[186],"ATPG":[187],"customizing":[190],"existing":[192],"scan-based":[193],"techniques":[194],"capture":[196],"supply-noise":[201],"modeled":[202],"testable":[204],"patterns.":[205],"Our":[206],"applied":[212],"ITC\u201999":[214],"benchmark":[215],"circuits":[216],"show":[218],"results.":[219]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}