{"id":"https://openalex.org/W4308654567","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939620","title":"A self-referenced on-chip jitter BIST with sub-picosecond resolution in 28 nm FD-SOI technology","display_name":"A self-referenced on-chip jitter BIST with sub-picosecond resolution in 28 nm FD-SOI technology","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4308654567","doi":"https://doi.org/10.1109/vlsi-soc54400.2022.9939620"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc54400.2022.9939620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03857120/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037430491","display_name":"Manasa Madhvaraj","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Manasa Madhvaraj","raw_affiliation_strings":["Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061963866","display_name":"Salvador Mir","orcid":"https://orcid.org/0000-0001-9911-8946"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Salvador Mir","raw_affiliation_strings":["Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085204712","display_name":"Manuel J. Barrag\u00e1n","orcid":"https://orcid.org/0000-0003-0187-604X"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Manuel J. Barragan","raw_affiliation_strings":["Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes,CNRS, TIMA,Grenoble,France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037430491"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.1841,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48803771,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8793197870254517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5953409075737},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5479157567024231},{"id":"https://openalex.org/keywords/picosecond","display_name":"Picosecond","score":0.5097793936729431},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.461905300617218},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.44606202840805054},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32216978073120117},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.1857714056968689},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18244758248329163},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16386443376541138},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09299466013908386}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8793197870254517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5953409075737},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5479157567024231},{"id":"https://openalex.org/C55005982","wikidata":"https://www.wikidata.org/wiki/Q3902709","display_name":"Picosecond","level":3,"score":0.5097793936729431},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.461905300617218},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.44606202840805054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32216978073120117},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.1857714056968689},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18244758248329163},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16386443376541138},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09299466013908386},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C520434653","wikidata":"https://www.wikidata.org/wiki/Q38867","display_name":"Laser","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc54400.2022.9939620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc54400.2022.9939620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03857120v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03857120","pdf_url":"https://hal.science/hal-03857120/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEELink","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03857120v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03857120","pdf_url":"https://hal.science/hal-03857120/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEELink","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[{"id":"https://openalex.org/F4320319038","display_name":"Indian Institute of Technology Jodhpur","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4308654567.pdf","grobid_xml":"https://content.openalex.org/works/W4308654567.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1508936247","https://openalex.org/W1977551334","https://openalex.org/W2045718689","https://openalex.org/W2056790372","https://openalex.org/W2116575043","https://openalex.org/W2117917559","https://openalex.org/W2145873744","https://openalex.org/W2153419022","https://openalex.org/W2166268103","https://openalex.org/W2536040933","https://openalex.org/W2536373495","https://openalex.org/W2791908750","https://openalex.org/W2918852515","https://openalex.org/W4232143692","https://openalex.org/W6664444020","https://openalex.org/W6677351133"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W3095633856","https://openalex.org/W2058044441"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"on-chip":[4],"instrument":[5,43,86],"for":[6,76],"the":[7,19,33,55,88,113],"estimation":[8],"of":[9,15,35,90,117],"absolute":[10],"and":[11,115],"period":[12],"random":[13],"jitter":[14],"clock":[16,78],"signals":[17,79],"in":[18,47,108],"GHz":[20,77],"range":[21],"with":[22,63,80],"a":[23,36,70,81,91,96],"sub-picosecond":[24],"resolution.":[25],"A":[26],"self-referenced":[27],"technique":[28],"is":[29],"used":[30],"to":[31,73,101,111],"remove":[32],"need":[34],"very":[37],"clean":[38],"external":[39],"reference":[40],"clock.":[41],"The":[42,85],"has":[44],"been":[45],"designed":[46],"STMicroelectronics":[48],"28":[49],"nm":[50],"FDSOI":[51],"technology.":[52],"By":[53],"exploiting":[54],"fine":[56],"delay":[57],"control":[58],"which":[59],"can":[60,105],"be":[61,106],"achieved":[62],"this":[64],"technology,":[65],"simulation":[66],"results":[67],"haven":[68],"shown":[69],"resolution":[71,114],"down":[72],"100":[74],"fs":[75],"simple":[82],"calibration":[83],"procedure.":[84],"meets":[87],"requirement":[89],"small":[92],"footprint":[93],"while":[94],"using":[95],"standard":[97],"digital":[98],"test":[99],"interface":[100],"transfer":[102],"data.":[103],"It":[104],"configured":[107],"different":[109],"ways":[110],"suit":[112],"frequency":[116],"operation":[118],"requirements.":[119]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}