{"id":"https://openalex.org/W3217743132","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9606977","title":"A High-Level Design Flow for Locally Body Biased Asynchronous Circuits","display_name":"A High-Level Design Flow for Locally Body Biased Asynchronous Circuits","publication_year":2021,"publication_date":"2021-10-04","ids":{"openalex":"https://openalex.org/W3217743132","doi":"https://doi.org/10.1109/vlsi-soc53125.2021.9606977","mag":"3217743132"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc53125.2021.9606977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9606977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-03662244/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035285344","display_name":"Yoan Decoudu","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Yoan Decoudu","raw_affiliation_strings":["TIMA, Univ. Grenoble Alpes, CNRS, Grenoble INP, Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","Circuits, Devices and System Integration"],"affiliations":[{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, CNRS, Grenoble INP, Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Circuits, Devices and System Integration","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067330751","display_name":"Katell Morin-Allory","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Katell Morin-Allory","raw_affiliation_strings":["TIMA, Univ. Grenoble Alpes, CNRS, Grenoble INP, Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","Circuits, Devices and System Integration"],"affiliations":[{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, CNRS, Grenoble INP, Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Circuits, Devices and System Integration","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["TIMA, Univ. Grenoble Alpes, CNRS, Grenoble INP, Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","Circuits, Devices and System Integration"],"affiliations":[{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, CNRS, Grenoble INP, Institute of Engineering Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Circuits, Devices and System Integration","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035285344"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.2024,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52963054,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.9741806983947754},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7929489612579346},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.7511141896247864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6387239098548889},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6369602084159851},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4899396300315857},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4636925458908081},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.44386032223701477},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3699193000793457},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2680824398994446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2550172209739685},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2356179654598236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17212343215942383},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1527693271636963},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09641340374946594}],"concepts":[{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.9741806983947754},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7929489612579346},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.7511141896247864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6387239098548889},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6369602084159851},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4899396300315857},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4636925458908081},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.44386032223701477},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3699193000793457},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2680824398994446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2550172209739685},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2356179654598236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17212343215942383},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1527693271636963},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09641340374946594},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc53125.2021.9606977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc53125.2021.9606977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03662244v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03662244","pdf_url":"https://hal.science/hal-03662244/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IFIPLink","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-03662244v1","is_oa":true,"landing_page_url":"https://hal.science/hal-03662244","pdf_url":"https://hal.science/hal-03662244/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IFIPLink","raw_type":"Conference papers"},"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W3217743132.pdf"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1963991276","https://openalex.org/W1977278610","https://openalex.org/W2014039723","https://openalex.org/W2020975095","https://openalex.org/W2039087797","https://openalex.org/W2046737467","https://openalex.org/W2085176118","https://openalex.org/W2124260068","https://openalex.org/W2137541450","https://openalex.org/W2171318521","https://openalex.org/W2487142227","https://openalex.org/W2524282698","https://openalex.org/W2906441735","https://openalex.org/W2908473507","https://openalex.org/W2992611725","https://openalex.org/W3089647991","https://openalex.org/W3142888977","https://openalex.org/W4231905827","https://openalex.org/W6662041258"],"related_works":["https://openalex.org/W2358991869","https://openalex.org/W4285173741","https://openalex.org/W2309292492","https://openalex.org/W1486050759","https://openalex.org/W2735105689","https://openalex.org/W2140591466","https://openalex.org/W2124260068","https://openalex.org/W2361360347","https://openalex.org/W1988212365","https://openalex.org/W2086539401"],"abstract_inverted_index":{"Fully":[0],"Depleted":[1],"Silicon":[2],"on":[3,22,108],"Insulator":[4],"(FDSOI)":[5],"technologies":[6],"offer":[7],"new":[8],"possibilities":[9],"for":[10],"power":[11,40,179],"management,":[12],"especially":[13],"with":[14,49,81],"dynamic":[15],"body":[16,25,74,84,95,128,136,148,174],"biasing.":[17],"Traditional":[18],"strategies":[19],"are":[20,106,156],"based":[21,107],"a":[23,35,70,82,118,126,171,177],"large":[24,83],"bias":[26,85,96,137,149],"generator,":[27,86],"which":[28,52,131],"drives":[29],"the":[30,55,99,140,159,168],"IP":[31],"back-gates":[32],"thanks":[33],"to":[34,61,68],"dedicated":[36,147],"and":[37,72,110,125,153,176],"often":[38],"complex":[39,135],"management":[41],"system.":[42],"As":[43],"asynchronous":[44,123],"circuits":[45,124],"use":[46,88,160],"local":[47,127,141],"synchronizations":[48],"handshake":[50,66,142],"components,":[51],"activate":[53],"only":[54],"processing":[56,102],"parts,":[57],"it":[58],"is":[59,101],"possible":[60],"take":[62],"advantage":[63],"of":[64,78,161],"these":[65],"signals":[67,143],"implement":[69],"simple":[71],"fine-grain":[73],"biasing":[75,129,175],"strategy.":[76],"Instead":[77],"driving":[79],"IPs":[80],"we":[87,116],"tiny":[89],"distributed":[90],"generators,":[91],"locally":[92],"activating":[93],"small":[94],"regions":[97],"when":[98],"circuit":[100],"data.":[103],"These":[104],"latter":[105],"level-shifters":[109],"implemented":[111],"as":[112],"standard":[113,162],"cells.":[114],"Thus,":[115],"propose":[117],"high-level":[119],"design":[120],"flow":[121,169],"associating":[122],"strategy,":[130],"does":[132],"not":[133],"require":[134],"management.":[138],"Indeed,":[139],"directly":[144],"control":[145],"our":[146],"generators.":[150,164],"Moreover,":[151],"Place":[152],"Route":[154],"operations":[155],"facilitated":[157],"by":[158],"cell":[163],"The":[165],"simulations":[166],"show":[167],"efficiency,":[170],"finer":[172],"grain":[173],"significant":[178],"reduction.":[180]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}