{"id":"https://openalex.org/W2920402774","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644753","title":"VLSI-Architecture of Radix-2/4/8 SISO Decoder for Turbo Decoding at Multiple Data-rates","display_name":"VLSI-Architecture of Radix-2/4/8 SISO Decoder for Turbo Decoding at Multiple Data-rates","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2920402774","doi":"https://doi.org/10.1109/vlsi-soc.2018.8644753","mag":"2920402774"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2018.8644753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033933825","display_name":"Rahul Shrestha","orcid":"https://orcid.org/0000-0003-2224-0892"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahul Shrestha","raw_affiliation_strings":["School of Computing and Electrical Engineering, Indian Institute of Technology Mandi, Mandi, India"],"affiliations":[{"raw_affiliation_string":"School of Computing and Electrical Engineering, Indian Institute of Technology Mandi, Mandi, India","institution_ids":["https://openalex.org/I9579091"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057507118","display_name":"Ashutosh Sharma","orcid":"https://orcid.org/0000-0002-5054-8432"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashutosh Sharma","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad, Hyderbad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad, Hyderbad, India","institution_ids":["https://openalex.org/I64189192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033933825"],"corresponding_institution_ids":["https://openalex.org/I9579091"],"apc_list":null,"apc_paid":null,"fwci":0.3691,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67078968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"19","issue":null,"first_page":"131","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7881516218185425},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7346649169921875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6423947811126709},{"id":"https://openalex.org/keywords/turbo-code","display_name":"Turbo code","score":0.5217657685279846},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.5148088335990906},{"id":"https://openalex.org/keywords/radix","display_name":"Radix (gastropod)","score":0.4776014983654022},{"id":"https://openalex.org/keywords/serial-concatenated-convolutional-codes","display_name":"Serial concatenated convolutional codes","score":0.4705175459384918},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4701012969017029},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46101582050323486},{"id":"https://openalex.org/keywords/turbo-equalizer","display_name":"Turbo equalizer","score":0.44410091638565063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3850223422050476},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3772408664226532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28495538234710693},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.281294584274292},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13773301243782043}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7881516218185425},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7346649169921875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6423947811126709},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.5217657685279846},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.5148088335990906},{"id":"https://openalex.org/C2779091547","wikidata":"https://www.wikidata.org/wiki/Q287565","display_name":"Radix (gastropod)","level":2,"score":0.4776014983654022},{"id":"https://openalex.org/C33529081","wikidata":"https://www.wikidata.org/wiki/Q18378194","display_name":"Serial concatenated convolutional codes","level":5,"score":0.4705175459384918},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4701012969017029},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46101582050323486},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.44410091638565063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3850223422050476},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3772408664226532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28495538234710693},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.281294584274292},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13773301243782043},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2018.8644753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2018.8644753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1562979145","https://openalex.org/W1975222218","https://openalex.org/W2009089100","https://openalex.org/W2035187622","https://openalex.org/W2038705510","https://openalex.org/W2045407304","https://openalex.org/W2064982859","https://openalex.org/W2075568400","https://openalex.org/W2103972037","https://openalex.org/W2112473173","https://openalex.org/W2121606987","https://openalex.org/W2134301016","https://openalex.org/W2150498905","https://openalex.org/W2154637018","https://openalex.org/W2170300630","https://openalex.org/W2543151104","https://openalex.org/W2789254838","https://openalex.org/W2987657883","https://openalex.org/W3048970741","https://openalex.org/W6658891271","https://openalex.org/W6683155015","https://openalex.org/W6684868278","https://openalex.org/W6781333308"],"related_works":["https://openalex.org/W2031266772","https://openalex.org/W1925052465","https://openalex.org/W2126450554","https://openalex.org/W1503126716","https://openalex.org/W1980604010","https://openalex.org/W2170762214","https://openalex.org/W2374458970","https://openalex.org/W2124523850","https://openalex.org/W2162180365","https://openalex.org/W1979184225"],"abstract_inverted_index":{"We":[0],"propose":[1],"flexible-architecture":[2],"for":[3,43,111,187],"soft-input":[4],"soft-output":[5],"(SISO)":[6],"decoder":[7,25,42,64,74,124,162],"with":[8,57,133],"radix-2/4/8":[9],"modes":[10],"to":[11,30,61,144],"support":[12,31],"multiple":[13,32],"data-rates.":[14],"This":[15],"work":[16],"presents":[17],"designs":[18],"of":[19,23,40,97,139,175,184],"major":[20],"internal":[21],"blocks":[22],"SISO":[24,55,73,112,123],"using":[26],"extensive":[27],"steering":[28],"logic":[29],"radix":[33],"operating-modes.":[34],"These":[35],"architectures":[36],"enable":[37],"efficient":[38],"clock-gating":[39],"our":[41,147,159],"low-power":[44],"consumption":[45,137],"in":[46,69,81,88,128,166],"different":[47],"operating":[48,180],"modes.":[49],"Subsequently,":[50],"we":[51],"have":[52],"aggregated":[53],"eight":[54],"decoders":[56,115],"quadratic-permutation-polynomial":[58],"(QPP)":[59],"interleavers/de-interleavers":[60],"design":[62,148],"parallel-turbo":[63,161],"architecture":[65],"which":[66],"can":[67],"operate":[68],"multi-radix":[70,160],"mode.":[71],"Suggested":[72],"is":[75,163],"ASIC":[76],"synthesized":[77],"and":[78,108,113,153],"post-layout":[79],"simulated":[80],"UMC":[82],"65":[83],"nm-CMOS":[84,168],"process.":[85],"Performance":[86],"analyses":[87],"AWGN":[89],"channel":[90],"environment":[91],"showed":[92],"that":[93,120],"the":[94,121,129,134,145],"bit-error-rate":[95],"(BER)":[96],"10":[98],"<sup":[99],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[100],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-4</sup>":[101],"could":[102,125],"be":[103],"achieved":[104,149],"at":[105,181],"5":[106],"dB":[107,110],"0.8":[109],"turbo":[114],"respectively.":[116],"Implementation":[117],"result":[118],"shows":[119],"suggested":[122],"achieve":[126],"throughput":[127,152],"range":[130,138,174],"270-810":[131],"Mbps":[132,179],"corresponding":[135],"power":[136,156],"12.24-37.67":[140],"mW.":[141],"In":[142],"comparison":[143],"state-of-the-art,":[146],"38%":[150],"higher":[151],"61%":[154],"lower":[155],"consumption.":[157],"Similarly,":[158],"hardware":[164],"prototyped":[165],"28":[167],"Zynq-FPGA":[169],"board.":[170],"It":[171],"delivers":[172],"a":[173],"data-rates":[176],"from":[177],"80-320":[178],"160":[182],"MHz":[183],"clock":[185],"frequency":[186],"8":[188],"iterations.":[189]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}