{"id":"https://openalex.org/W2110710962","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673313","title":"A 65-nm CMOS area optimized de-synchronization flow for sub-V<sub>T</sub> designs","display_name":"A 65-nm CMOS area optimized de-synchronization flow for sub-V<sub>T</sub> designs","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2110710962","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673313","mag":"2110710962"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090996622","display_name":"Christoph Muller","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Christoph Muller","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Lund, Sweden","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054053785","display_name":"Steffen Malkowsky","orcid":"https://orcid.org/0000-0003-2902-6071"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Steffen Malkowsky","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Lund, Sweden","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019912356","display_name":"Oskar Andersson","orcid":"https://orcid.org/0000-0003-1663-5599"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Oskar Andersson","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Lund, Sweden","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101764729","display_name":"Babak Mohammadi","orcid":"https://orcid.org/0000-0003-3710-6119"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]},{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["DK","SE"],"is_corresponding":false,"raw_author_name":"Babak Mohammadi","raw_affiliation_strings":["DTU Informatics Technical, University of Denmark, Lyngby, Denmark","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"DTU Informatics Technical, University of Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055051850","display_name":"Jens Spars\u00f8","orcid":"https://orcid.org/0000-0002-0961-9438"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Jens Sparso","raw_affiliation_strings":["[DTU Inf., Tech. Univ. of Denmark, Lyngby, Denmark]"],"affiliations":[{"raw_affiliation_string":"[DTU Inf., Tech. Univ. of Denmark, Lyngby, Denmark]","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104061156","display_name":"Joachim Rodrigues","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Joachim Neves Rodrigues","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Lund, Sweden","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5090996622"],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14831153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"380","last_page":"385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7788883447647095},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7109010219573975},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6418012976646423},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6342491507530212},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5938135385513306},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5844756960868835},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5321649312973022},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4721108675003052},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4443759322166443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3471546769142151},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31263065338134766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18221339583396912},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17826613783836365},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10697367787361145},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10111269354820251},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09487324953079224},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.06358963251113892}],"concepts":[{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7788883447647095},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7109010219573975},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6418012976646423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6342491507530212},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5938135385513306},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5844756960868835},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5321649312973022},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4721108675003052},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4443759322166443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3471546769142151},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31263065338134766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18221339583396912},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17826613783836365},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10697367787361145},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10111269354820251},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09487324953079224},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.06358963251113892},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:98b022a9-0358-48a1-ab79-83f8d15449f7","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/4419034","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321030","display_name":"VINNOVA","ror":"https://ror.org/01kd5m353"},{"id":"https://openalex.org/F4320322581","display_name":"Vetenskapsr\u00e5det","ror":"https://ror.org/03zttf063"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1965619758","https://openalex.org/W1966879182","https://openalex.org/W2033981684","https://openalex.org/W2037208323","https://openalex.org/W2069709575","https://openalex.org/W2074460659","https://openalex.org/W2096161470","https://openalex.org/W2099496045","https://openalex.org/W2109710637","https://openalex.org/W2115557582","https://openalex.org/W2129042422","https://openalex.org/W2135446888","https://openalex.org/W2137541450","https://openalex.org/W2138308719","https://openalex.org/W2150269693","https://openalex.org/W2160160584","https://openalex.org/W2296755579","https://openalex.org/W2487142227","https://openalex.org/W4250587666","https://openalex.org/W6641827006"],"related_works":["https://openalex.org/W2031753133","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W1554205582","https://openalex.org/W2126379574","https://openalex.org/W3111996845","https://openalex.org/W2080129643","https://openalex.org/W1596716095","https://openalex.org/W2093491063","https://openalex.org/W2922751745"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,43,86],"process":[4],"independent":[5],"post":[6],"layout":[7],"de-synchronization":[8,90],"flow":[9,49],"implemented":[10],"in":[11,19,83],"tool":[12],"command":[13],"language":[14],"working":[15],"on":[16,57],"designs":[17,65],"operating":[18],"the":[20,30,51],"sub-V":[21],"<inf":[22],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[23],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</inf>":[24],"regime.":[25],"The":[26,48],"overhead":[27,74],"due":[28],"to":[29,53,77,81,85],"self-timed":[31],"operation":[32],"is":[33],"combated":[34],"by":[35],"introducing":[36],"full-custom":[37],"delay":[38],"elements":[39],"and":[40,72,79],"latches":[41],"for":[42],"standard":[44,88],"65-nm":[45],"CMOS":[46],"process.":[47],"offers":[50],"possibility":[52],"adjust":[54],"granularity":[55],"based":[56],"user":[58],"requirements.":[59],"Case":[60],"studies":[61],"with":[62],"different":[63],"reference":[64],"manifested":[66],"an":[67],"average":[68],"reduction":[69],"of":[70],"area":[71],"power":[73],"from":[75],"105%":[76],"9%":[78],"174%":[80],"58%":[82],"comparison":[84],"full":[87],"cell":[89],"approach.":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}