{"id":"https://openalex.org/W1988473863","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673259","title":"FOF: Functionally Observable Fault and its ATPG techniques","display_name":"FOF: Functionally Observable Fault and its ATPG techniques","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1988473863","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673259","mag":"1988473863"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo","Univ. of Tokyo, Tokyo (Japan)"],"affiliations":[{"raw_affiliation_string":"University of Tokyo","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Univ. of Tokyo, Tokyo (Japan)","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["University of Tokyo","Univ. of Tokyo, Tokyo (Japan)"],"affiliations":[{"raw_affiliation_string":"University of Tokyo","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Univ. of Tokyo, Tokyo (Japan)","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055047977","display_name":"Satoshi Jo","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Jo","raw_affiliation_strings":["University of Tokyo","Univ. of Tokyo, Tokyo (Japan)"],"affiliations":[{"raw_affiliation_string":"University of Tokyo","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Univ. of Tokyo, Tokyo (Japan)","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027837299"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.06633336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5505","issue":null,"first_page":"108","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8886919617652893},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7484232187271118},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6034175157546997},{"id":"https://openalex.org/keywords/observable","display_name":"Observable","score":0.5941796898841858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5242465138435364},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5224153995513916},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.521731972694397},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49190807342529297},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.47949129343032837},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4221237897872925},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3821612596511841},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3316310942173004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21717891097068787},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1917043924331665},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11416003108024597}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8886919617652893},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7484232187271118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6034175157546997},{"id":"https://openalex.org/C32848918","wikidata":"https://www.wikidata.org/wiki/Q845789","display_name":"Observable","level":2,"score":0.5941796898841858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5242465138435364},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5224153995513916},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.521731972694397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49190807342529297},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.47949129343032837},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4221237897872925},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3821612596511841},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3316310942173004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21717891097068787},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1917043924331665},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11416003108024597},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1985685974","https://openalex.org/W2038380992","https://openalex.org/W2080267935","https://openalex.org/W2116242425","https://openalex.org/W2140132043","https://openalex.org/W3151473321","https://openalex.org/W4231708524"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W1493811107","https://openalex.org/W4240466429","https://openalex.org/W2117873690","https://openalex.org/W3141249762","https://openalex.org/W2137555930","https://openalex.org/W2157154381","https://openalex.org/W4253743993"],"abstract_inverted_index":{"Due":[0],"to":[1,46,130],"advanced":[2],"and":[3,14,98],"finer":[4],"technology,":[5],"faults":[6,17,81,87,119],"in":[7,82,170],"devices":[8],"can":[9,60,112],"become":[10],"much":[11,114],"more":[12,115],"complicated":[13],"traditional":[15],"stuck-at":[16,118,140],"may":[18,40],"miss":[19],"important":[20],"defects.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25,73],"discuss":[26,99],"about":[27,100],"general":[28],"functional":[29,80],"faults,":[30,141],"called":[31],"\u201cFunctionally":[32],"Observable":[33],"Fault\u201d":[34],"(FOF),":[35],"where":[36],"the":[37,52,79,83,121,124,173],"faulty":[38,53,58],"sub-circuit":[39,54],"change":[41],"its":[42,101],"input-output":[43],"logic":[44],"functions":[45],"any":[47],"ones.":[48],"That":[49],"is,":[50],"if":[51],"has":[55],"N":[56],"inputs,":[57],"behavior":[59],"realize":[61],"as":[62,64,93,159,161,184],"many":[63,136,179],"(2":[65],"<sup":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2N</sup>":[68],"-":[69],"1)":[70],"functions.":[71],"Also,":[72],"take":[74],"care":[75],"of":[76,78,110,127,146,175],"observability":[77],"sense":[84],"that":[85],"non-observable":[86],"from":[88],"primary":[89],"outputs":[90],"are":[91,133],"considered":[92],"not-faulty.":[94],"We":[95,148],"define":[96],"FOF":[97,132,155],"Automatic":[102],"Test":[103],"Pattern":[104],"Generation":[105],"Techniques":[106],"(ATPG).":[107],"Although":[108],"numbers":[109,126,174],"FOFs":[111,169,181],"be":[113],"than":[116],"multiple":[117,139,180],"for":[120,154,178],"same":[122],"sub-circuit,":[123],"required":[125],"input":[128],"patterns":[129],"detect":[131],"not":[134],"so":[135],"compared":[137],"with":[138],"which":[142],"suggests":[143],"practical":[144],"values":[145],"FOF.":[147],"show":[149],"experimental":[150],"results":[151],"on":[152],"ATPG":[153,166],"using":[156],"ISCAS85":[157],"circuits":[158],"well":[160],"word-level":[162],"circuits.":[163],"As":[164],"our":[165],"algorithm":[167],"processes":[168],"implicit":[171],"ways,":[172],"test":[176],"vectors":[177],"remain":[182],"small":[183],"experimentally":[185],"shown.":[186]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}