{"id":"https://openalex.org/W2951480185","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741637","title":"Embedded Memories for Silicon-In-Package: Optimization of Memory Subsystem from IoT to Machine Learning","display_name":"Embedded Memories for Silicon-In-Package: Optimization of Memory Subsystem from IoT to Machine Learning","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2951480185","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741637","mag":"2951480185"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2019.8741637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063387912","display_name":"Fatih Hamzaoglu","orcid":"https://orcid.org/0000-0003-3500-5007"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Fatih Hamzaoglu","raw_affiliation_strings":["Intel"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5063387912"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07340406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7400415539741516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7377473711967468},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.7098433971405029},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6703242063522339},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5800277590751648},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.48443034291267395},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.44489142298698425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4401935935020447},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4252788722515106},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.42321497201919556},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4221374988555908},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.41164687275886536},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3946998417377472},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.36832892894744873},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34462136030197144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2356812059879303}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7400415539741516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7377473711967468},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.7098433971405029},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6703242063522339},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5800277590751648},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.48443034291267395},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44489142298698425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4401935935020447},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4252788722515106},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.42321497201919556},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4221374988555908},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.41164687275886536},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3946998417377472},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.36832892894744873},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34462136030197144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2356812059879303}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2019.8741637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1030357071","https://openalex.org/W4238754064","https://openalex.org/W1975444747","https://openalex.org/W2999459628","https://openalex.org/W2074563599","https://openalex.org/W2564569739","https://openalex.org/W2340699851","https://openalex.org/W3048967625","https://openalex.org/W1487697053","https://openalex.org/W2546565930"],"abstract_inverted_index":{"Traditional":[0],"memory":[1,38,41,110,118],"subsystem":[2,111],"consisting":[3],"of":[4,13,83],"SRAM,":[5],"DRAM":[6,50,55],"and":[7,25,51,68,72,89,103,124],"SSD/HDD":[8],"has":[9],"served":[10],"the":[11,19,37,46,64,109,113],"needs":[12,106],"electronics":[14],"industry":[15],"for":[16,112,128],"decades.":[17],"With":[18],"rapid":[20],"increase":[21],"in":[22,57],"Graphics,":[23],"IoT":[24],"Machine":[26],"Learning":[27],"applications,":[28,84],"several":[29],"new":[30],"memories":[31,102],"have":[32],"been":[33],"innovated":[34],"to":[35,44,62,77,79,107],"optimize":[36,108],"hierarchy.":[39],"Optane":[40],"is":[42],"deployed":[43],"close":[45,63],"performance/area":[47],"gap":[48,65],"between":[49,66],"SSD.":[52],"Similarly,":[53],"embedded":[54,86],"inserted":[56],"products":[58],"as":[59],"L4":[60],"Cache":[61],"SRAM":[67],"DRAM.":[69],"Lately,":[70],"MRAM":[71],"ReRAM":[73],"are":[74],"also":[75],"brought":[76],"reality":[78],"target":[80],"wide":[81],"range":[82],"covering":[85],"Non-Volatile":[87],"Memory":[88],"Flash":[90],"buffer":[91],"at":[92],"platform":[93],"level.":[94],"This":[95],"talk":[96],"will":[97],"go":[98],"through":[99],"these":[100],"innovate":[101],"how":[104],"one":[105],"best":[114],"application.":[115],"There's":[116],"no":[117],"that":[119],"fits":[120],"all,":[121],"but":[122],"design":[123],"architecture":[125],"opportunities":[126],"exist":[127],"targeted":[129],"applications.":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}