{"id":"https://openalex.org/W2622202774","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939677","title":"A low power synthesis flow for multi-rate systems","display_name":"A low power synthesis flow for multi-rate systems","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2622202774","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939677","mag":"2622202774"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110672709","display_name":"Hsin-Pang Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsin-Pang Kuo","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091172510","display_name":"Alan P. Su","orcid":"https://orcid.org/0000-0002-5735-7700"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Alan P. Su","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110672709"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47434218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8442439436912537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7993155717849731},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5682134032249451},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5442720651626587},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4889186918735504},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4779129922389984},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4648871123790741},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44991397857666016},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41623762249946594},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41106563806533813},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3745619058609009},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23848938941955566},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17791950702667236},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.07756116986274719}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8442439436912537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7993155717849731},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5682134032249451},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5442720651626587},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4889186918735504},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4779129922389984},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4648871123790741},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44991397857666016},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41623762249946594},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41106563806533813},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3745619058609009},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23848938941955566},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17791950702667236},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.07756116986274719},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1595885266","https://openalex.org/W1995599527","https://openalex.org/W2026305054","https://openalex.org/W2033872646","https://openalex.org/W2082865444","https://openalex.org/W2091158003","https://openalex.org/W2114578416","https://openalex.org/W2146423178","https://openalex.org/W2147206873","https://openalex.org/W2152385473","https://openalex.org/W4251817915","https://openalex.org/W4301036370"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W2042919702","https://openalex.org/W4225981436","https://openalex.org/W2156185805","https://openalex.org/W2770353918","https://openalex.org/W2120877146"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"develop":[4],"a":[5,63,92],"synthesis":[6],"flow":[7],"for":[8,68,84],"multi-rate":[9],"systems":[10],"modelled":[11],"by":[12],"SDF":[13],"graphs":[14],"with":[15],"the":[16,24,72,78,85,104,115,120],"objective":[17],"of":[18,66,81],"minimizing":[19],"power":[20,45,98,111],"consumption":[21],"while":[22],"satisfying":[23],"given":[25],"throughput":[26],"constraint":[27],"and":[28,49,75,109],"using":[29,46],"as":[30,34],"few":[31],"asynchronous":[32,82],"FIFOs":[33,83],"possible.":[35],"A":[36],"novel":[37],"hybrid":[38,59,122],"synchronous/asynchronous":[39],"buffering":[40,60,123],"mechanism":[41,61],"to":[42,103,114],"optimize":[43],"computation":[44],"self-timed":[47],"scheduling":[48],"Globally":[50],"Asynchronous":[51],"Locally":[52],"Synchronous":[53],"(GALS)":[54],"architecture":[55],"is":[56,100],"proposed.":[57],"This":[58],"employs":[62],"just-enough":[64],"size":[65,80],"buffers":[67],"data":[69],"synchronization":[70],"in":[71],"computational":[73],"components":[74],"then":[76],"inserts":[77],"minimal":[79],"Clock-Domain-Crossing":[86],"(CDC)":[87],"communication.":[88],"Experimental":[89],"results":[90],"on":[91],"JPEG":[93],"encoder":[94],"show":[95],"that":[96],"82.7%":[97],"reduction":[99,112],"achieved":[101],"compared":[102,113],"single":[105],"clock":[106],"domain":[107],"design,":[108],"53.9%":[110],"generic":[116],"GALS":[117],"design":[118],"without":[119],"proposed":[121],"mechanism.":[124]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}