{"id":"https://openalex.org/W2621425492","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939676","title":"Optimization for application-specific packet-based on-chip interconnects using a cycle-accurate model","display_name":"Optimization for application-specific packet-based on-chip interconnects using a cycle-accurate model","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2621425492","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939676","mag":"2621425492"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103753927","display_name":"Yu-Ju Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Ju Shih","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan ROC","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029346217","display_name":"Chih-Tsun Huang","orcid":"https://orcid.org/0000-0002-0214-6826"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Tsun Huang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan ROC","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110204273","display_name":"Jing-Jia Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Jia Liou","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan ROC","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011994448","display_name":"Jyu-Yuan Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jyu-Yuan Lai","raw_affiliation_strings":["Realtek Semiconductor Corp., Hsinchu, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan ROC","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084041065","display_name":"Chih-Wea Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wea Wang","raw_affiliation_strings":["Realtek Semiconductor Corp., Hsinchu, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan ROC","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102066701","display_name":"Chi-Feng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Feng Wu","raw_affiliation_strings":["Realtek Semiconductor Corp., Hsinchu, Taiwan ROC"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan ROC","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5103753927"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07365709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7653511166572571},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6746209859848022},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6557800769805908},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6530786752700806},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5807675123214722},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5446393489837646},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5292840600013733},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5283499360084534},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5158414244651794},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4970994293689728},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.48154714703559875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47584769129753113},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4175627827644348},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4042283892631531},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15707546472549438}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7653511166572571},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6746209859848022},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6557800769805908},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6530786752700806},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5807675123214722},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5446393489837646},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5292840600013733},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5283499360084534},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5158414244651794},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4970994293689728},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.48154714703559875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47584769129753113},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4175627827644348},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4042283892631531},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15707546472549438},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2020987956","https://openalex.org/W2046490343","https://openalex.org/W2061812384","https://openalex.org/W2118231264","https://openalex.org/W2460231784","https://openalex.org/W2509453741","https://openalex.org/W3146547606","https://openalex.org/W6662071348"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2171872191","https://openalex.org/W2798993399","https://openalex.org/W2129678152","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W1508156141","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2057268231"],"abstract_inverted_index":{"In":[0,66],"this":[1],"paper,":[2],"we":[3,22,48],"present":[4],"a":[5,25,33,67],"timing":[6,27,46],"model":[7],"of":[8,54,69,85],"flit":[9],"transactions":[10],"for":[11,29],"primitive":[12],"components":[13],"in":[14],"irregular":[15],"interconnect":[16],"fabrics.":[17],"Based":[18],"on":[19],"the":[20,73,78,83,92,105],"model,":[21],"then":[23],"develop":[24],"fast":[26],"simulator":[28],"on-chip":[30],"interconnects":[31,55],"with":[32,39,91],"100%":[34],"cycle":[35],"accuracy":[36],"when":[37],"validated":[38],"an":[40],"industrial":[41],"RTL":[42],"implementation.":[43],"With":[44],"our":[45],"simulator,":[47],"can":[49,76,98],"design":[50,79],"and":[51,64],"optimize":[52],"architectures":[53],"by":[56],"adjusting":[57],"topologies,":[58],"FIFOs,":[59],"outstanding":[60],"buffers,":[61],"data":[62],"widths,":[63],"clocking.":[65],"case":[68],"high-performance":[70],"networking":[71],"SoC,":[72],"proposed":[74],"approach":[75],"explore":[77],"space":[80],"effectively,":[81],"minimizing":[82],"latency":[84],"intercommunication":[86],"to":[87,102],"43.6%":[88],"as":[89],"compared":[90],"initial":[93],"architecture.":[94],"The":[95],"area":[96],"cost":[97],"also":[99],"be":[100],"reduced":[101],"88.1%":[103],"at":[104],"same":[106],"time.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}