{"id":"https://openalex.org/W2622241821","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939662","title":"An all-digital phase-locked loop with a multi-delay-switching TDC","display_name":"An all-digital phase-locked loop with a multi-delay-switching TDC","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2622241821","doi":"https://doi.org/10.1109/vlsi-dat.2017.7939662","mag":"2622241821"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2017.7939662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076910107","display_name":"Chung-Cheng Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chung-Cheng Su","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114259110","display_name":"Chien\u2010Chung Lin","orcid":"https://orcid.org/0000-0001-8656-1922"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Chung Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010248769","display_name":"Chung-Chih Hung","orcid":"https://orcid.org/0000-0002-5817-712X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Chih Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076910107"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05586345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"45","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9045308828353882},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7020806074142456},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6741856336593628},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6100125312805176},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5099302530288696},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5039169192314148},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45714855194091797},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.41159072518348694},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34670114517211914},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.28363895416259766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25503915548324585}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9045308828353882},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7020806074142456},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6741856336593628},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6100125312805176},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5099302530288696},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5039169192314148},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45714855194091797},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.41159072518348694},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34670114517211914},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.28363895416259766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25503915548324585},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2017.7939662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2017.7939662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2014849399","https://openalex.org/W2111679634","https://openalex.org/W2120935131","https://openalex.org/W2142324750","https://openalex.org/W6676458228"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W2058044441","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,25],"low-power":[4],"time-to-digital":[5],"converter":[6],"(TDC)":[7],"with":[8,64],"multi-delay-switching":[9],"mechanism":[10,27],"for":[11],"ADPLL":[12,35],"application.":[13],"In":[14],"order":[15],"to":[16,43],"achieve":[17],"low":[18,22],"power":[19],"dissipation":[20],"and":[21,46,74],"area":[23,67],"occupation,":[24],"switching":[26],"is":[28],"proposed":[29,34],"on":[30],"TDC":[31],"design.":[32],"The":[33,54],"achieves":[36],"the":[37,75],"frequency":[38],"range":[39],"from":[40],"150":[41],"MHz":[42],"1.45":[44],"GHz":[45],"18.4":[47],"ps":[48],"peak-to-peak":[49],"jitter":[50],"at":[51,81],"800":[52,82],"MHz.":[53,83],"design":[55],"has":[56],"been":[57],"implemented":[58],"in":[59],"0.18":[60],"um":[61],"CMOS":[62],"process":[63],"an":[65],"active":[66],"of":[68],"0.1088":[69],"mm":[70],"<sup":[71],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[73],"whole":[76],"system":[77],"consumes":[78],"8.41":[79],"mW":[80]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}