{"id":"https://openalex.org/W1510571840","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114547","title":"Diagnosing timing related cell internal defects for FinFET technology","display_name":"Diagnosing timing related cell internal defects for FinFET technology","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1510571840","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114547","mag":"1510571840"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103556506","display_name":"Huaxing Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Huaxing Tang","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109610004","display_name":"Ting-Pu Tai","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"Ting-Pu Tai","raw_affiliation_strings":["Mentor Graphics, Taipei, Taiwan, R.O.C","Mentor Graphics Taipei, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I105695857"]},{"raw_affiliation_string":"Mentor Graphics Taipei, Taiwan, R.O.C","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083871148","display_name":"Brady Benware","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brady Benware","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065187948","display_name":"Friedrich Hapke","orcid":"https://orcid.org/0000-0001-8744-3039"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Friedrich Hapke","raw_affiliation_strings":["Mentor Graphics, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Hamburg, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103556506"],"corresponding_institution_ids":["https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":1.6582,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.82903818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5874848365783691},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5774962902069092},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.5194144248962402},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5034598708152771},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.4825000762939453},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47164100408554077},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4441899061203003},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4437378942966461},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.43887677788734436},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43212518095970154},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.325628399848938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20551690459251404},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16910803318023682},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1391662359237671}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5874848365783691},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5774962902069092},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.5194144248962402},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5034598708152771},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.4825000762939453},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47164100408554077},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4441899061203003},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4437378942966461},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.43887677788734436},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43212518095970154},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.325628399848938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20551690459251404},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16910803318023682},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1391662359237671},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1864256460","https://openalex.org/W2021463588","https://openalex.org/W2022412407","https://openalex.org/W2041508134","https://openalex.org/W2086926157","https://openalex.org/W2127900569","https://openalex.org/W2129401784","https://openalex.org/W2130576718","https://openalex.org/W2131424655","https://openalex.org/W2138735239","https://openalex.org/W2154212102","https://openalex.org/W2165162946","https://openalex.org/W2482752173","https://openalex.org/W4290647025","https://openalex.org/W4302458519","https://openalex.org/W6679565325","https://openalex.org/W6682983899","https://openalex.org/W6722121096","https://openalex.org/W6841561453"],"related_works":["https://openalex.org/W1979703647","https://openalex.org/W2796831252","https://openalex.org/W2917828100","https://openalex.org/W2146075642","https://openalex.org/W2361830001","https://openalex.org/W1529487987","https://openalex.org/W1483525138","https://openalex.org/W2093118422","https://openalex.org/W2359225346","https://openalex.org/W1641453707"],"abstract_inverted_index":{"The":[0],"semiconductor":[1],"industry":[2],"is":[3,69],"encountering":[4],"an":[5],"increasing":[6],"number":[7],"of":[8],"front-end-of-line":[9],"defects":[10],"in":[11],"the":[12,61,66,104,133],"advanced":[13],"FinFET":[14,29],"technology":[15],"nodes":[16],"due":[17],"to":[18,52],"extremely":[19],"small":[20],"feature":[21],"size":[22],"and":[23,50,76],"complex":[24],"manufacturing":[25],"processes":[26],"required":[27],"for":[28,39,71,110,119],"transistors.":[30],"Traditional":[31],"delay":[32,48,88,94],"diagnosis":[33,89,126],"algorithm":[34],"has":[35],"a":[36,54,85,108],"limited":[37],"support":[38],"cell":[40,67,109,114],"internal":[41,115],"timing":[42,112],"related":[43,113],"failures":[44,122],"based":[45,91],"on":[46,92],"transition":[47],"faults,":[49],"tends":[51],"provide":[53,60],"large":[55],"suspect":[56],"list.":[57],"It":[58],"cannot":[59],"precise":[62],"defect":[63,105],"location":[64,106],"inside":[65],"that":[68,124],"necessary":[70],"effective":[72],"physical":[73],"failure":[74],"analysis":[75],"statistical":[77],"yield":[78],"learning.":[79],"In":[80],"this":[81],"work,":[82],"we":[83],"present":[84],"new":[86],"cell-aware":[87],"algorithm,":[90],"accurate":[93],"fault":[95],"models":[96],"derived":[97],"by":[98,132],"analog":[99],"simulation,":[100],"which":[101],"can":[102,129],"pinpoint":[103],"within":[107],"various":[111],"defects.":[116],"Preliminary":[117],"results":[118],"real":[120],"silicon":[121],"show":[123],"significant":[125],"resolution":[127],"improvement":[128],"be":[130],"achieved":[131],"proposed":[134],"method.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}