{"id":"https://openalex.org/W1520115325","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114532","title":"An embedded ReRAM using a small-offset sense amplifier for low-voltage operations","display_name":"An embedded ReRAM using a small-offset sense amplifier for low-voltage operations","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1520115325","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114532","mag":"1520115325"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100701962","display_name":"Albert Lee","orcid":"https://orcid.org/0000-0002-0258-181X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Albert Lee","raw_affiliation_strings":["Memory Design Lab, National Tsing Hua University, Taiwan, ROC","Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103745270","display_name":"Chien-Chen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Chen Lin","raw_affiliation_strings":["Memory Design Lab, National Tsing Hua University, Taiwan, ROC","Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109202512","display_name":"Ting-Chin Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chin Yang","raw_affiliation_strings":["Memory Design Lab, National Tsing Hua University, Taiwan, ROC","Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["Memory Design Lab, National Tsing Hua University, Taiwan, ROC","Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC"],"affiliations":[{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Memory Design Lab, National Tsing Hua University, No. 101, Section 2, Kuang-Fu Road. Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100701962"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64874958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11128","display_name":"Transition Metal Oxide Nanomaterials","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2507","display_name":"Polymers and Plastics"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.7584978342056274},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.7483618259429932},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7208924293518066},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6516129970550537},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6096431016921997},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5677100419998169},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5561731457710266},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5326062440872192},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5166637897491455},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5021579265594482},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49875903129577637},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.48963862657546997},{"id":"https://openalex.org/keywords/current-sense-amplifier","display_name":"Current sense amplifier","score":0.48396018147468567},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.45313942432403564},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4228157699108124},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.2847939133644104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2264249324798584},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.178482323884964}],"concepts":[{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.7584978342056274},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.7483618259429932},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7208924293518066},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6516129970550537},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6096431016921997},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5677100419998169},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5561731457710266},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5326062440872192},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5166637897491455},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5021579265594482},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49875903129577637},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.48963862657546997},{"id":"https://openalex.org/C182442803","wikidata":"https://www.wikidata.org/wiki/Q5195113","display_name":"Current sense amplifier","level":5,"score":0.48396018147468567},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.45313942432403564},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4228157699108124},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.2847939133644104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2264249324798584},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.178482323884964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2146647189","https://openalex.org/W2806715440","https://openalex.org/W1511366298","https://openalex.org/W1974849137","https://openalex.org/W2158615273","https://openalex.org/W2181476449","https://openalex.org/W2561597546","https://openalex.org/W1993302120","https://openalex.org/W102762298","https://openalex.org/W1520115325"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"Contact":[4],"Resistive":[5],"Random":[6],"Access":[7],"Memory":[8],"(CRRAM)":[9],"macro":[10],"with":[11],"an":[12],"offset-compensated":[13],"Sense":[14],"amplifier":[15],"for":[16],"low-voltage":[17,31],"operation.":[18],"The":[19],"proposed":[20],"circuit":[21],"aims":[22],"to":[23,56],"solve":[24],"the":[25,61],"variation":[26],"and":[27,49,60],"speed":[28,48],"issues":[29],"during":[30],"operations.":[32],"A":[33],"256Kb":[34],"test-chip":[35],"was":[36,53,65],"fabricated":[37],"in":[38,46,51],"TSMC":[39],"65nm":[40],"technology.":[41],"An":[42],"improvement":[43],"of":[44],"1.78x":[45],"read":[47],"85.7%":[50],"offset":[52],"measured":[54],"compared":[55],"conventional":[57],"sensing":[58],"methods,":[59],"minimum":[62],"operating":[63],"voltage":[64],"as":[66,68],"low":[67],"0.3V.":[69]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}