{"id":"https://openalex.org/W1567490108","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114508","title":"System-level test coverage prediction by structural stress test data mining","display_name":"System-level test coverage prediction by structural stress test data mining","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1567490108","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114508","mag":"1567490108"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001799301","display_name":"Bing-Yang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Bing-Yang Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061954449","display_name":"Harry H. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Harry H. Chen","raw_affiliation_strings":["MediaTek Inc., Hsinchu, Taiwan",", Mediatek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":", Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001799301"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.02865224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6855829954147339},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.5933826565742493},{"id":"https://openalex.org/keywords/stress-test","display_name":"Stress test","score":0.57257080078125},{"id":"https://openalex.org/keywords/outlier","display_name":"Outlier","score":0.5145825743675232},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.46879133582115173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46289411187171936},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4583778381347656},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.45321884751319885},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.4399877190589905},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4373064637184143},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4030986726284027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36822155117988586},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24703681468963623},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21028351783752441},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17036384344100952}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855829954147339},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.5933826565742493},{"id":"https://openalex.org/C2779201015","wikidata":"https://www.wikidata.org/wiki/Q1308919","display_name":"Stress test","level":2,"score":0.57257080078125},{"id":"https://openalex.org/C79337645","wikidata":"https://www.wikidata.org/wiki/Q779824","display_name":"Outlier","level":2,"score":0.5145825743675232},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.46879133582115173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46289411187171936},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4583778381347656},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.45321884751319885},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.4399877190589905},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4373064637184143},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4030986726284027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36822155117988586},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24703681468963623},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21028351783752441},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17036384344100952},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1544582518","https://openalex.org/W1849928240","https://openalex.org/W1989941421","https://openalex.org/W1990503402","https://openalex.org/W2001773130","https://openalex.org/W2053795512","https://openalex.org/W2068771685","https://openalex.org/W2081065829","https://openalex.org/W2095751068","https://openalex.org/W2100821253","https://openalex.org/W2112559786","https://openalex.org/W2115908547","https://openalex.org/W2134565911","https://openalex.org/W2151328155","https://openalex.org/W2151378770","https://openalex.org/W2151874658","https://openalex.org/W2168239639"],"related_works":["https://openalex.org/W3006513224","https://openalex.org/W2046456988","https://openalex.org/W2357409937","https://openalex.org/W2510582230","https://openalex.org/W2978674666","https://openalex.org/W2074430941","https://openalex.org/W2113096305","https://openalex.org/W1977636359","https://openalex.org/W2360026737","https://openalex.org/W1567490108"],"abstract_inverted_index":{"To":[0],"achieve":[1],"high":[2],"quality":[3,61,216],"of":[4,86,110,132,135,174,177],"silicon":[5],"ICs,":[6],"system-level":[7],"test":[8,42,80,105,204,212],"(SLT)":[9],"can":[10,191,207],"be":[11,128,192,208],"performed":[12],"after":[13],"regular":[14],"final":[15],"test.":[16],"This":[17],"is":[18,52,63],"important":[19],"for":[20,50,140,166,211],"chips":[21],"manufactured":[22],"in":[23],"advanced":[24],"technologies,":[25],"as":[26],"systematic":[27],"failures":[28],"are":[29,122,125,146],"getting":[30],"harder":[31],"to":[32,40,57,64,82,98,127],"detect":[33],"by":[34,194],"conventional":[35],"structural":[36,78,196],"tests.":[37,71],"However,":[38],"due":[39],"long":[41],"time":[43,213],"and":[44,107,164],"extra":[45],"human":[46],"efforts,":[47],"the":[48,83,100,103,111,115,133,142,149,157,167,189,195],"cost":[49],"SLT":[51,59,66,190],"high.":[53],"A":[54],"possible":[55],"way":[56],"replace":[58],"without":[60],"loss":[62],"identify":[65,99],"failure":[67],"suspects":[68,180],"with":[69,148],"stress":[70,79,104,197],"In":[72],"this":[73,183],"work,":[74],"we":[75],"apply":[76],"60,000":[77],"patterns":[81],"CPU":[84,112],"blocks":[85],"a":[87,175],"real":[88],"SOC":[89],"product,":[90],"using":[91],"20":[92],"stressed":[93],"voltage-frequency":[94],"corners.":[95],"We":[96],"try":[97],"correlation":[101],"between":[102],"data":[106,159,205],"SLT-pass/fail":[108],"results":[109],"blocks.":[113],"By":[114],"proposed":[116],"differential":[117],"feature-based":[118],"methodology,":[119],"32":[120],"outliers":[121],"identified,":[123],"which":[124,155],"assumed":[126],"CPU-fail":[129,137,179],"chips.":[130],"Because":[131],"lack":[134],"exact":[136],"chip":[138,144],"IDs":[139,145,150],"verification,":[141],"identified":[143,151],"compared":[147],"from":[152],"previous":[153],"works,":[154],"use":[156],"same":[158,168],"but":[160],"different":[161],"machine-learning":[162],"features":[163],"method":[165],"purpose.":[169],"After":[170],"comparison,":[171],"30":[172],"out":[173],"total":[176],"33":[178],"matched.":[181],"Although":[182],"does":[184],"not":[185],"immediately":[186],"imply":[187],"that":[188,203],"replaced":[193],"tests,":[198],"it":[199],"shows":[200],"more":[201],"evidence":[202],"mining":[206],"further":[209],"explored":[210],"reduction":[214],"and/or":[215],"improvement.":[217]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}