{"id":"https://openalex.org/W1517495841","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114503","title":"TARGET: Timing-AwaRe Gate Exhaustive Transition ATPG for cell-internal defects","display_name":"TARGET: Timing-AwaRe Gate Exhaustive Transition ATPG for cell-internal defects","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1517495841","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114503","mag":"1517495841"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023149924","display_name":"Ang-Feng Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ang-Feng Lin","raw_affiliation_strings":["Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072149250","display_name":"Kuan-Yu Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Yu Liao","raw_affiliation_strings":["Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021632494","display_name":"Kuan-Ying Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuan-Ying Chiang","raw_affiliation_strings":["Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017361488","display_name":"James Chien-Mo Li","orcid":"https://orcid.org/0000-0002-4393-5186"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"James Chien-Mo Li","raw_affiliation_strings":["Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Lab. of Dependable Systems (LaDS), National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Lab. of Dependable Systems (LaDS), Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023149924"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.66801838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9124472737312317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5923585295677185},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5587981939315796},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5247383713722229},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.44933247566223145},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39530012011528015},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30650901794433594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23902273178100586},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2185525894165039},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10377165675163269}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9124472737312317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5923585295677185},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5587981939315796},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5247383713722229},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.44933247566223145},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39530012011528015},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30650901794433594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23902273178100586},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2185525894165039},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10377165675163269}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1575729896","https://openalex.org/W1961788500","https://openalex.org/W1988641939","https://openalex.org/W2009778415","https://openalex.org/W2041508134","https://openalex.org/W2086926157","https://openalex.org/W2102556246","https://openalex.org/W2105017305","https://openalex.org/W2108159395","https://openalex.org/W2149424544","https://openalex.org/W2151628041","https://openalex.org/W2154508111","https://openalex.org/W2159606689","https://openalex.org/W2170907629","https://openalex.org/W3147973210","https://openalex.org/W4242961060","https://openalex.org/W6675373693"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"Some":[0],"cell-internal":[1,22],"defects":[2],"can":[3],"be":[4],"modeled":[5],"as":[6,33,39],"small":[7],"delay":[8],"faults.":[9],"This":[10],"paper":[11],"presents":[12],"a":[13],"timing-aware":[14,73],"gate":[15,29,36],"exhaustive":[16,60],"transition":[17],"fault":[18],"(TARGET)":[19],"ATPG":[20,25],"for":[21],"defects.":[23],"Our":[24],"tries":[26],"to":[27,48,63],"launch":[28],"output":[30],"transitions":[31,38],"from":[32],"many":[34],"different":[35],"input":[37],"possible.":[40],"We":[41],"defined":[42],"TARGET":[43,46,56,78,83],"coverage":[44,84],"and":[45,72],"SDQL":[47],"evaluate":[49],"the":[50,76,86],"quality":[51],"of":[52],"our":[53],"test":[54,74,79,88],"sets.":[55],"does":[57],"not":[58],"require":[59],"SPICE":[61],"simulation":[62],"characterize":[64],"each":[65],"library":[66],"cell.":[67],"Compared":[68],"with":[69],"traditional":[70],"N-detect":[71],"patterns,":[75],"proposed":[77],"patterns":[80],"have":[81],"better":[82],"given":[85],"same":[87],"length.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}