{"id":"https://openalex.org/W1479818446","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114500","title":"A dual-edge sampling CES delay-locked loop based clock and data recovery circuits","display_name":"A dual-edge sampling CES delay-locked loop based clock and data recovery circuits","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1479818446","doi":"https://doi.org/10.1109/vlsi-dat.2015.7114500","mag":"1479818446"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2015.7114500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056957947","display_name":"Jih-Ren Goh","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jih-Ren Goh","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Taiwan","Department of Electrical Engineering, National Cheng Kung University, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, , Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058045696","display_name":"Yen-Long Lee","orcid":"https://orcid.org/0000-0003-4736-6846"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Long Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Taiwan","Department of Electrical Engineering, National Cheng Kung University, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, , Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102009274","display_name":"Soon-Jyh Chang","orcid":"https://orcid.org/0000-0001-7578-9745"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Soon-Jyh Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Taiwan","Department of Electrical Engineering, National Cheng Kung University, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, , Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056957947"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01461008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"40","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6097486019134521},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6086027026176453},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5617187023162842},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5208868980407715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4857247471809387},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.47225040197372437},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41361895203590393},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35058900713920593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3416612148284912},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21554338932037354},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11400040984153748}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6097486019134521},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6086027026176453},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5617187023162842},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5208868980407715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4857247471809387},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.47225040197372437},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41361895203590393},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35058900713920593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3416612148284912},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21554338932037354},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11400040984153748},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2015.7114500","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2015.7114500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design, Automation and Test(VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1981365665","https://openalex.org/W2010948634","https://openalex.org/W2051152465","https://openalex.org/W2085567752","https://openalex.org/W2114953806","https://openalex.org/W2132328235"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058306924","https://openalex.org/W4321512259","https://openalex.org/W1484668090","https://openalex.org/W2362169398","https://openalex.org/W2139353707"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"dual-edge":[4],"sampling":[5,18],"clock-embedded":[6],"signaling":[7],"(CES)":[8],"DLL":[9],"based":[10],"CDR.":[11],"By":[12],"combining":[13],"the":[14,24,33,39,43,64,74,78],"proposed":[15,25,79],"dual":[16],"edge":[17],"and":[19,46,73],"half-UI":[20],"embedded":[21],"clock":[22],"coding,":[23],"method":[26],"can":[27],"save":[28],"4":[29],"times":[30],"number":[31],"of":[32,63,77,88],"required":[34],"delay":[35],"cells":[36],"compared":[37],"to":[38,91],"conventional":[40],"DLL,":[41],"enhancing":[42],"power":[44,75],"efficiency":[45,76],"reducing":[47],"silicon":[48],"area.":[49],"The":[50,60],"test":[51,65],"chip":[52,66],"is":[53,67,81],"designed":[54],"in":[55],"TSMC":[56],"180-nm":[57],"CMOS":[58],"process.":[59],"core":[61],"area":[62],"0.519*0.137":[68],"mm":[69],"<sup":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[72],"CDR":[80],"1.43":[82],"mW/Gb/s":[83],"with":[84],"wide":[85],"operating":[86],"range":[87],"0.5":[89],"Gb/s":[90],"3.0":[92],"Gb/s.":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}