{"id":"https://openalex.org/W2022847884","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834903","title":"An all-digital phase-locked loop compiler with liberty timing files","display_name":"An all-digital phase-locked loop compiler with liberty timing files","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2022847884","doi":"https://doi.org/10.1109/vlsi-dat.2014.6834903","mag":"2022847884"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2014.6834903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039183654","display_name":"Ching-Che Chung","orcid":"https://orcid.org/0000-0003-1398-4320"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Che Chung","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan","[Department of Computer Science and Information Engineering, National Chung Cheng University, No. 168 University Rd., Min-Hsiung, Chia-Yi, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"[Department of Computer Science and Information Engineering, National Chung Cheng University, No. 168 University Rd., Min-Hsiung, Chia-Yi, Taiwan]","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033442567","display_name":"Duo Sheng","orcid":"https://orcid.org/0000-0003-3485-2095"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Duo Sheng","raw_affiliation_strings":["Department of Electrical Engineering, Fu Jen Catholic University, Hsin-Chung, Taipei, Taiwan","Department of Electrical Engineering, Fu Jen Catholic University, No. 510 Chung-Cheng Rd. Hsin-Chung, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Fu Jen Catholic University, Hsin-Chung, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Department of Electrical Engineering, Fu Jen Catholic University, No. 510 Chung-Cheng Rd. Hsin-Chung, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024666531","display_name":"Chen-Han Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Han Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan","[Department of Computer Science and Information Engineering, National Chung Cheng University, No. 168 University Rd., Min-Hsiung, Chia-Yi, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Chung Cheng University, Min-Hsiung, Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"[Department of Computer Science and Information Engineering, National Chung Cheng University, No. 168 University Rd., Min-Hsiung, Chia-Yi, Taiwan]","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4259,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.67775619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.766010046005249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7296746373176575},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6540590524673462},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5879008173942566},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5396120548248291},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4684443771839142},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.42606109380722046},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4182443618774414},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3788367211818695},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3604903817176819},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2732415199279785},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13642257452011108},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08162000775337219},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07378530502319336}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.766010046005249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7296746373176575},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6540590524673462},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5879008173942566},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5396120548248291},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4684443771839142},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.42606109380722046},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4182443618774414},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3788367211818695},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3604903817176819},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2732415199279785},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13642257452011108},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08162000775337219},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07378530502319336},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-dat.2014.6834903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2014.6834903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.721.478","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.721.478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ccu.edu.tw/%7Ewildwolf/conf.files/vlsidat2014-2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332162","display_name":"Centers for Disease Control and Prevention","ror":"https://ror.org/042twtr12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1977430680","https://openalex.org/W1998113239","https://openalex.org/W2013649295","https://openalex.org/W2014849399","https://openalex.org/W2059166966","https://openalex.org/W2078267331","https://openalex.org/W2104362597","https://openalex.org/W2116013847","https://openalex.org/W2126227985","https://openalex.org/W2137120286","https://openalex.org/W2148375888","https://openalex.org/W2153743315","https://openalex.org/W6644394486","https://openalex.org/W6670328856"],"related_works":["https://openalex.org/W2353997301","https://openalex.org/W150743853","https://openalex.org/W1968175102","https://openalex.org/W2083384480","https://openalex.org/W2301158783","https://openalex.org/W4311222988","https://openalex.org/W2288029899","https://openalex.org/W2274718320","https://openalex.org/W2025427953","https://openalex.org/W2414070559"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"all-digital":[4],"phase-locked":[5],"loop":[6],"(ADPLL)":[7],"compiler":[8,44,86],"with":[9,35,68,89],"liberty":[10,37],"timing":[11,38],"files":[12],"(.lib)":[13],"is":[14,66,87,98],"presented.":[15],"The":[16,62,83,93],"proposed":[17,42,84],"digitally":[18],"controlled":[19],"oscillator":[20],"(DCO)":[21],"frequency":[22,30,49,95],"range":[23,31,50],"estimation":[24,96],"algorithm":[25],"can":[26,45,79],"accurately":[27],"compute":[28],"the":[29,33,41,58,72,77],"of":[32],"DCO":[34,54,64],"only":[36],"files.":[39],"Therefore,":[40],"ADPLL":[43,78,85],"generate":[46],"a":[47],"wide":[48],"and":[51],"monotonic":[52],"response":[53],"circuit":[55,65,91],"according":[56],"to":[57],"user":[59],"input":[60],"specifications.":[61],"generated":[63],"designed":[67],"standard":[69],"cells.":[70],"Thus,":[71],"design":[73],"turnaround":[74],"time":[75],"for":[76],"be":[80],"greatly":[81],"reduced.":[82],"verified":[88],"SPICE":[90],"simulator.":[92],"maximum":[94],"error":[97],"smaller":[99],"than":[100],"5.92%":[101],"in":[102],"90nm":[103],"or":[104],"65nm":[105],"CMOS":[106],"processes.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}