{"id":"https://openalex.org/W2140733437","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212638","title":"The best SoC solution with AndesCore and Andes's platform","display_name":"The best SoC solution with AndesCore and Andes's platform","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2140733437","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212638","mag":"2140733437"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101906054","display_name":"Shuang Jiang","orcid":"https://orcid.org/0000-0001-6776-6615"},"institutions":[{"id":"https://openalex.org/I4210107330","display_name":"Powertech Technology (Taiwan)","ror":"https://ror.org/01c7pa495","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210107330"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"S. Jiang","raw_affiliation_strings":["Andes Technology, Inc., Hsinchu, Taiwan","Andes Technology Corporation, Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Andes Technology, Inc., Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"Andes Technology Corporation, Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I4210107330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055040183","display_name":"Frankwell Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107330","display_name":"Powertech Technology (Taiwan)","ror":"https://ror.org/01c7pa495","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210107330"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Frankwell Lin","raw_affiliation_strings":["Andes Technology, Inc., Hsinchu, Taiwan","Andes Technology Corporation, Hsin-Chu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Andes Technology, Inc., Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"Andes Technology Corporation, Hsin-Chu, Taiwan","institution_ids":["https://openalex.org/I4210107330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101906054"],"corresponding_institution_ids":["https://openalex.org/I4210107330"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16713509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7726338505744934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6501209139823914},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6218613982200623},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.617489218711853},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6144943237304688},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5826276540756226},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5497742295265198},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.505481481552124},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5006437301635742},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45966848731040955},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4532105624675751},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4412746727466583},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4369148313999176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41934117674827576},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22299262881278992}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7726338505744934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6501209139823914},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6218613982200623},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.617489218711853},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6144943237304688},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5826276540756226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5497742295265198},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.505481481552124},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5006437301635742},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45966848731040955},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4532105624675751},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4412746727466583},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4369148313999176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41934117674827576},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22299262881278992},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W2798369277","https://openalex.org/W2355246969"],"abstract_inverted_index":{"Based":[0],"on":[1],"32-bit":[2],"reduced":[3],"instruction":[4],"set":[5],"computing":[6],"(RISC)":[7],"CPU":[8,11,122],"architecture,":[9],"Andes's":[10],"series":[12],"are":[13,37],"called":[14],"AndesCore":[15],"which":[16],"support":[17],"designers":[18,72,113],"to":[19,67,90,93,107,114],"exploit":[20],"SoC":[21,97,110],"platform.":[22],"Three":[23],"major":[24],"application":[25,139],"classifications":[26],"that":[27,103],"N8,":[28,57,117],"N9,":[29,58,118],"N10":[30,59,119],"and":[31,49,81,85],"N12":[32,121,128],"can":[33,104,135],"be":[34,68,105],"deployed":[35],"to,":[36],"entry":[38],"level":[39],"MCU":[40],"based":[41],"application,":[42,48,53],"mid":[43],"range":[44],"Linux":[45,52],"or":[46,60,120,126],"RTOS":[47],"high":[50],"end":[51],"respectively.":[54,87],"Each":[55],"of":[56,101],"N12,":[61],"namely":[62],"AndesCore,":[63],"has":[64],"configuration":[65],"flexibility":[66],"manipulated":[69],"by":[70,83],"the":[71],"more":[73],"than":[74],"other":[75],"competitors":[76],"was":[77],"improved":[78],"average":[79],"performance":[80],"power":[82],"24%":[84],"43%,":[86],"In":[88],"order":[89],"reduce":[91],"time":[92],"market,":[94],"Andes":[95],"supports":[96],"platform,":[98],"with":[99,111],"name":[100],"AndeShape,":[102],"used":[106],"develop":[108,138],"whole":[109],"helping":[112],"compose":[115],"single":[116],"core":[123],"in":[124,130],"FPGA;":[125],"dual":[127],"cores":[129],"real":[131],"chip":[132],"implementation,":[133],"designer":[134],"always":[136],"easily":[137],"they":[140],"like":[141],"to.":[142]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}