{"id":"https://openalex.org/W2092339215","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212633","title":"Cyclic-MPCG: Process-resilient and super-resolution multi-phase clock generation by exploiting the cyclic property","display_name":"Cyclic-MPCG: Process-resilient and super-resolution multi-phase clock generation by exploiting the cyclic property","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2092339215","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212633","mag":"2092339215"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020565529","display_name":"Ruo-Ting Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ruo-Ting Ding","raw_affiliation_strings":["EE Department, National Tsinghua University, HsinChu, Taiwan","EE Dept., National Tsing Hua University, HsinChu Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsinghua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, HsinChu Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["EE Department, National Tsinghua University, HsinChu, Taiwan","EE Dept., National Tsing Hua University, HsinChu Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsinghua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, HsinChu Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012503965","display_name":"Chao-Wen Tzeng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Wen Tzeng","raw_affiliation_strings":["EE Department, National Tsinghua University, HsinChu, Taiwan","EE Dept., National Tsing Hua University, HsinChu Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsinghua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, HsinChu Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086601741","display_name":"Shan-Chien Fang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shan-Chien Fang","raw_affiliation_strings":["TinnoTek, Inc., HsinChu, Taiwan","TinnoTek Inc., HsinChu Taiwan"],"affiliations":[{"raw_affiliation_string":"TinnoTek, Inc., HsinChu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"TinnoTek Inc., HsinChu Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053352615","display_name":"Chia-Chien Weng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Chien Weng","raw_affiliation_strings":["EE Department, National Tsinghua University, HsinChu, Taiwan","EE Dept., National Tsing Hua University, HsinChu Taiwan"],"affiliations":[{"raw_affiliation_string":"EE Department, National Tsinghua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"EE Dept., National Tsing Hua University, HsinChu Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5020565529"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14432943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"42","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6138572692871094},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.5703588724136353},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5081882476806641},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5046838521957397},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5016090869903564},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.49705269932746887},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.468497097492218},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.46207669377326965},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.42978036403656006},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4213069677352905},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38118135929107666},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3778291642665863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2109191119670868},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20746082067489624},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1459559202194214},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13558140397071838},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12736445665359497},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.0781395435333252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6138572692871094},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.5703588724136353},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5081882476806641},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5046838521957397},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5016090869903564},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.49705269932746887},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.468497097492218},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.46207669377326965},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.42978036403656006},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4213069677352905},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38118135929107666},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3778291642665863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2109191119670868},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20746082067489624},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1459559202194214},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13558140397071838},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12736445665359497},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0781395435333252},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1550227479","https://openalex.org/W2005421687","https://openalex.org/W2014849399","https://openalex.org/W2065318410","https://openalex.org/W2087981962","https://openalex.org/W2098642959","https://openalex.org/W2135685309","https://openalex.org/W2147912039","https://openalex.org/W2171663093","https://openalex.org/W2788760024"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W2116514610","https://openalex.org/W2003180247","https://openalex.org/W2074584731","https://openalex.org/W1514283284","https://openalex.org/W2523953375","https://openalex.org/W2115980617"],"abstract_inverted_index":{"Multi-phase":[0],"clock":[1,14,56,110],"generation":[2],"(MPCG)":[3],"is":[4,100],"a":[5,11,29,39,64,77,108,120],"problem":[6],"that":[7,43],"aims":[8],"to":[9,68,93,107],"generate":[10],"sequence":[12],"of":[13,116],"signals":[15],"with":[16,32],"the":[17,45,50,70,113],"same":[18],"frequency":[19],"and":[20,103],"uniformly":[21],"shifted":[22],"phases.":[23],"In":[24],"this":[25,98],"paper":[26],"we":[27],"propose":[28],"MPCG":[30],"design":[31,82,99],"two":[33,54],"major":[34],"innovations:":[35],"(1)":[36],"We":[37,61],"use":[38],"process":[40],"calibration":[41],"scheme":[42],"makes":[44],"per-phase":[46,72,114],"delay":[47,73,115],"(defined":[48],"as":[49],"timing":[51],"difference":[52],"between":[53],"consecutive":[55],"signals)":[57],"highly":[58,101],"accurate.":[59],"(2)":[60],"further":[62],"exploit":[63],"so-called":[65],"cyclic":[66],"property":[67],"make":[69],"achievable":[71],"much":[74],"smaller":[75],"than":[76],"buffer":[78],"delay.":[79],"The":[80],"entire":[81],"can":[83,104],"be":[84,105],"made":[85],"in":[86],"all":[87],"standard":[88],"cells,":[89],"thus":[90],"lending":[91],"itself":[92],"automation.":[94],"Experimental":[95],"results":[96],"indicate":[97],"general":[102],"applied":[106],"16-phase":[109],"signal":[111],"(with":[112],"only":[117],"100ps)":[118],"for":[119],"practical":[121],"radar":[122],"SoC":[123],"design.":[124]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}