{"id":"https://openalex.org/W2131129612","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212610","title":"Emerging memory technology perspective","display_name":"Emerging memory technology perspective","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2131129612","doi":"https://doi.org/10.1109/vlsi-dat.2012.6212610","mag":"2131129612"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2012.6212610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111947979","display_name":"R. Bez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210130962","display_name":"Micron (Italy)","ror":"https://ror.org/039m3s961","country_code":"IT","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210130962"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"R. Bez","raw_affiliation_strings":["Micron, Milano, Italy","Micron, Via C.Olivetti 2, 20864 Agrate Brianza (Milan), Italy"],"affiliations":[{"raw_affiliation_string":"Micron, Milano, Italy","institution_ids":["https://openalex.org/I4210130962"]},{"raw_affiliation_string":"Micron, Via C.Olivetti 2, 20864 Agrate Brianza (Milan), Italy","institution_ids":["https://openalex.org/I4210130962"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102838365","display_name":"P. Cappelletti","orcid":"https://orcid.org/0000-0002-5889-3046"},"institutions":[{"id":"https://openalex.org/I4210130962","display_name":"Micron (Italy)","ror":"https://ror.org/039m3s961","country_code":"IT","type":"company","lineage":["https://openalex.org/I11912373","https://openalex.org/I4210130962"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Cappelletti","raw_affiliation_strings":["Micron, Milano, Italy","Micron, Via C.Olivetti 2, 20864 Agrate Brianza (Milan), Italy"],"affiliations":[{"raw_affiliation_string":"Micron, Milano, Italy","institution_ids":["https://openalex.org/I4210130962"]},{"raw_affiliation_string":"Micron, Via C.Olivetti 2, 20864 Agrate Brianza (Milan), Italy","institution_ids":["https://openalex.org/I4210130962"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111947979"],"corresponding_institution_ids":["https://openalex.org/I4210130962"],"apc_list":null,"apc_paid":null,"fwci":1.473,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84438306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8656092882156372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6216461062431335},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5612291097640991},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.560707688331604},{"id":"https://openalex.org/keywords/perspective","display_name":"Perspective (graphical)","score":0.5176180601119995},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4868737757205963},{"id":"https://openalex.org/keywords/emerging-technologies","display_name":"Emerging technologies","score":0.4713767468929291},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.4505961835384369},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.421579509973526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3533517122268677},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2773955464363098},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.24817565083503723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22828850150108337},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2099112570285797},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2054944932460785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16501346230506897},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.14333704113960266},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.11979693174362183}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8656092882156372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6216461062431335},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5612291097640991},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.560707688331604},{"id":"https://openalex.org/C12713177","wikidata":"https://www.wikidata.org/wiki/Q1900281","display_name":"Perspective (graphical)","level":2,"score":0.5176180601119995},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4868737757205963},{"id":"https://openalex.org/C207267971","wikidata":"https://www.wikidata.org/wiki/Q120208","display_name":"Emerging technologies","level":2,"score":0.4713767468929291},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.4505961835384369},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.421579509973526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3533517122268677},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2773955464363098},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.24817565083503723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22828850150108337},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2099112570285797},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2054944932460785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16501346230506897},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.14333704113960266},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.11979693174362183},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2012.6212610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2012.6212610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Technical Program of 2012 VLSI Design, Automation and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1978986026","https://openalex.org/W2074357625","https://openalex.org/W2116768756","https://openalex.org/W2144133653","https://openalex.org/W3101746025"],"related_works":["https://openalex.org/W1485591242","https://openalex.org/W2516517078","https://openalex.org/W2169710001","https://openalex.org/W311183906","https://openalex.org/W1993178305","https://openalex.org/W4234756210","https://openalex.org/W1977963439","https://openalex.org/W2762250520","https://openalex.org/W2140144029","https://openalex.org/W2010202670"],"abstract_inverted_index":{"Memories":[0],"are":[1,7,22,52,62],"getting":[2],"increasing":[3],"importance":[4],"since":[5],"they":[6],"becoming":[8,45],"fundamental":[9],"in":[10],"the":[11,14,18,33,38,66,73,77],"definition":[12],"of":[13],"electronic":[15],"system.":[16],"Presently":[17],"industry":[19],"standard":[20,78],"technologies":[21,69],"still":[23],"DRAM":[24],"and":[25,48,57,75],"Flash":[26],"that":[27],"have":[28],"been":[29],"able":[30],"to":[31,37,70],"guarantee":[32],"cost":[34],"sustainability":[35],"thanks":[36],"continuous":[39],"scaling.":[40],"The":[41],"NAND/DRAM":[42],"miniaturization":[43],"is":[44],"increasingly":[46],"difficult":[47],"moreover":[49],"new":[50],"applications":[51],"requiring":[53],"higher":[54],"memory":[55,68],"density":[56],"better":[58],"performances.":[59],"Therefore":[60],"there":[61],"good":[63],"opportunities":[64],"for":[65],"alternative":[67],"enter":[71],"into":[72],"market":[74],"replace/displace":[76],"ones.":[79]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}