{"id":"https://openalex.org/W4403277995","doi":"https://doi.org/10.1109/vdat63601.2024.10705744","title":"Automated Design and Configuration of RISC-V based NoC-MPSoC Framework on FPGA","display_name":"Automated Design and Configuration of RISC-V based NoC-MPSoC Framework on FPGA","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277995","doi":"https://doi.org/10.1109/vdat63601.2024.10705744"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086557826","display_name":"Mekala Bindu Bhargavi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mekala Bindu Bhargavi","raw_affiliation_strings":["BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078"],"affiliations":[{"raw_affiliation_string":"BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078","institution_ids":["https://openalex.org/I74796645","https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184051","display_name":"Sai Siddharth Rokkam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sai Siddharth Rokkam","raw_affiliation_strings":["BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078"],"affiliations":[{"raw_affiliation_string":"BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078","institution_ids":["https://openalex.org/I74796645","https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["University of Sydney,Department of Electrical and Computer Engineering,Australia,2006"],"affiliations":[{"raw_affiliation_string":"University of Sydney,Department of Electrical and Computer Engineering,Australia,2006","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108117366","display_name":"J. Soumya","orcid":"https://orcid.org/0000-0003-0112-8383"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]},{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soumya J","raw_affiliation_strings":["BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078"],"affiliations":[{"raw_affiliation_string":"BITS-Pilani, Hyderabad Campus,Department of EEE,India,500078","institution_ids":["https://openalex.org/I74796645","https://openalex.org/I4210101034"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5086557826"],"corresponding_institution_ids":["https://openalex.org/I4210101034","https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":1.536,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.83943064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9753999710083008,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.920377254486084},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8204498291015625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6732298135757446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6591197848320007},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5773571133613586},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5380347371101379},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4482276737689972},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3529772162437439},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.14333128929138184}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.920377254486084},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8204498291015625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6732298135757446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6591197848320007},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5773571133613586},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5380347371101379},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4482276737689972},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3529772162437439},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.14333128929138184}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2108827571","https://openalex.org/W2116793508","https://openalex.org/W2125263353","https://openalex.org/W2514713641","https://openalex.org/W2548998814","https://openalex.org/W2736014845","https://openalex.org/W2788726558","https://openalex.org/W3158448589","https://openalex.org/W4213166502","https://openalex.org/W4229597501","https://openalex.org/W4295791105","https://openalex.org/W4312647975","https://openalex.org/W4321381226"],"related_works":["https://openalex.org/W4320058182","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2012131147","https://openalex.org/W1967938402","https://openalex.org/W2113449380","https://openalex.org/W3146394219"],"abstract_inverted_index":{"The":[0,95,116],"increasing":[1],"complexity":[2],"of":[3,13,31,59,66,72],"System-on-Chip":[4],"(SoC)":[5],"architectures":[6],"requires":[7],"efficient":[8],"data":[9],"transfer":[10],"and":[11,37,47,68,79,91,98,113,121,130],"integration":[12],"multiple":[14],"processing":[15],"units.":[16],"Network-on-Chip":[17],"(NoC)":[18],"technology":[19],"is":[20,34,64,70],"essential":[21],"for":[22,45],"managing":[23],"communication":[24],"within":[25],"Multi-Processor":[26],"Systems-on-Chip":[27],"(MPSoCs).":[28],"Manual":[29],"design":[30,89,118],"NoC":[32],"frameworks":[33],"time-consuming,":[35],"error-prone,":[36],"costly.":[38],"This":[39],"paper":[40],"presents":[41],"an":[42],"automated":[43,117],"framework":[44,83],"generating":[46],"configuring":[48],"RISC-V":[49],"based":[50],"NoC-MPSoC":[51],"topologies":[52,62],"on":[53,135],"FPGAs.":[54],"By":[55],"automating":[56],"the":[57,81,88],"creation":[58],"MxN":[60],"mesh-based":[61],"(M":[63],"number":[65,71],"rows":[67],"N":[69],"columns),":[73],"including":[74],"routers,":[75],"network":[76],"interfaces":[77],"(NIs),":[78],"processors,":[80],"proposed":[82],"reduces":[84],"manual":[85],"intervention,":[86],"accelerates":[87],"process,":[90],"minimizes":[92],"human":[93],"errors.":[94],"framework\u2019s":[96],"adaptability":[97],"scalability":[99],"are":[100],"validated":[101],"across":[102],"various":[103],"router":[104],"sizes,":[105],"confirming":[106],"its":[107],"effectiveness":[108],"in":[109],"optimizing":[110],"resource":[111],"usage":[112],"reducing":[114],"costs.":[115],"was":[119],"implemented":[120],"verified":[122],"using":[123],"AMD":[124],"Vivado,":[125],"Integrated":[126],"Logic":[127],"Analyzer":[128],"(ILA),":[129],"Virtual":[131],"Input-Output":[132],"(VIO)":[133],"tools":[134],"a":[136],"ZedBoard.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}