{"id":"https://openalex.org/W4403277107","doi":"https://doi.org/10.1109/vdat63601.2024.10705730","title":"MATLAB-Simulink based Framework for Combinational ATPG Applied to Testing of Digital Blocks in Analog and Mixed-Signal Circuits","display_name":"MATLAB-Simulink based Framework for Combinational ATPG Applied to Testing of Digital Blocks in Analog and Mixed-Signal Circuits","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403277107","doi":"https://doi.org/10.1109/vdat63601.2024.10705730"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101551760","display_name":"Puja Kumari","orcid":"https://orcid.org/0000-0003-4662-7709"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Puja Kumari","raw_affiliation_strings":["Indian Institute of Technology (ISM),Department of Electronics Engineering,Dhanbad,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology (ISM),Department of Electronics Engineering,Dhanbad,India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072831971","display_name":"Rahul Bhattacharya","orcid":"https://orcid.org/0000-0001-9937-0308"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul Bhattacharya","raw_affiliation_strings":["Indian Institute of Technology (ISM),Department of Electronics Engineering,Dhanbad,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology (ISM),Department of Electronics Engineering,Dhanbad,India","institution_ids":["https://openalex.org/I189109744"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101551760"],"corresponding_institution_ids":["https://openalex.org/I189109744"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15451613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12300","display_name":"Advanced Electrical Measurement Techniques","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6777673363685608},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6727553009986877},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6435623168945312},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6356571912765503},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6029402017593384},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45186832547187805},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4291667640209198},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.406611829996109},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37792086601257324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29617834091186523},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2640787959098816},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17382070422172546},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17282024025917053},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12131372094154358}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6777673363685608},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6727553009986877},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6435623168945312},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6356571912765503},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6029402017593384},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45186832547187805},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4291667640209198},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.406611829996109},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37792086601257324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29617834091186523},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2640787959098816},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17382070422172546},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17282024025917053},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12131372094154358},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1530415237","https://openalex.org/W1972224869","https://openalex.org/W2114341913","https://openalex.org/W2166940391","https://openalex.org/W2268223593","https://openalex.org/W2410863089","https://openalex.org/W2551834237","https://openalex.org/W2605773640","https://openalex.org/W3017420467","https://openalex.org/W3214423493","https://openalex.org/W4387908411"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W4238986168","https://openalex.org/W2165817266","https://openalex.org/W1493811107","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W2161696808"],"abstract_inverted_index":{"Testing":[0],"digital":[1,105],"blocks":[2,38],"embedded":[3,39],"in":[4,40,66,72,136,202,207],"analog":[5,101,137,174],"and":[6,148],"mixed":[7],"signal":[8],"(AMS)":[9],"circuits":[10,42,75,175],"poses":[11],"several":[12],"challenges":[13],"to":[14,36,93,96,131],"the":[15,19,21,73,81,87,97,104,107,118,140,145,154,186],"test":[16,29,34,59,83,89,124,146,192],"engineers.":[17],"Addressing":[18],"challenges,":[20],"paper":[22],"proposes":[23],"a":[24,56,177,191,203],"MATLAB-Simulink":[25,67],"based":[26],"framework":[27,188],"for":[28,47],"generation":[30,61,147],"as":[31,33],"well":[32],"application":[35],"combinational":[37,74,179,204],"AMS":[41,165],"without":[43],"adding":[44],"any":[45],"design":[46],"testability":[48],"(DFT)":[49],"or":[50],"additional":[51],"circuits.":[52],"In":[53],"this":[54],"framework,":[55],"well-known":[57],"automatic":[58],"pattern":[60],"(ATPG)":[62],"algorithm":[63],"is":[64,92,115,126],"implemented":[65],"considering":[68],"single":[69,199],"stuck-at":[70,200],"faults":[71,201],"followed":[76],"by":[77,169],"fault":[78,149,208],"simulation":[79,163,182],"of":[80,99,120,153,164,171,210],"generated":[82],"patterns.":[84],"While":[85],"synthesizing":[86],"mixed-signal":[88],"stimulus":[90],"which":[91,114,194],"be":[94],"applied":[95],"inputs":[98],"linear":[100],"block":[102,205],"driving":[103,176],"block,":[106],"proposed":[108,155,187],"approach":[109],"exploits":[110],"\u2018analog":[111],"backtrace\u2019":[112],"method":[113,156],"realized":[116],"with":[117],"help":[119],"Simulink":[121],"libraries.":[122],"The":[123,151,181],"frequency":[125],"selected":[127],"through":[128,161],"sensitivity":[129],"analysis":[130],"ensure":[132],"that":[133,185],"component":[134],"variations":[135],"circuit":[138,166],"have":[139],"least":[141],"possible":[142],"impact":[143],"on":[144],"coverage.":[150],"effectiveness":[152],"has":[157],"been":[158],"successfully":[159],"verified":[160],"PSPICE":[162],"structures":[167],"formed":[168],"combinations":[170],"two":[172],"benchmark":[173,178],"circuit.":[180],"results":[183],"show":[184],"can":[189,195],"find":[190],"sinusoid":[193],"detect":[196],"almost":[197],"all":[198],"resulting":[206],"coverage":[209],"nearly":[211],"100%.":[212]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}