{"id":"https://openalex.org/W4403278012","doi":"https://doi.org/10.1109/vdat63601.2024.10705722","title":"Generic methodolgy and solution for Additive Jitter correction in Mesh based clock architectures","display_name":"Generic methodolgy and solution for Additive Jitter correction in Mesh based clock architectures","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278012","doi":"https://doi.org/10.1109/vdat63601.2024.10705722"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010379813","display_name":"Sri Sakthi Santhanam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sri Sakthi Santhanam","raw_affiliation_strings":["NXNE Intel Technology India Pvt. Ltd,Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"NXNE Intel Technology India Pvt. Ltd,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184056","display_name":"Ankita Dhole","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankita Dhole","raw_affiliation_strings":["NXNE Intel Technology India Pvt. Ltd,Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"NXNE Intel Technology India Pvt. Ltd,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108184057","display_name":"Sudheer Anumala","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudheer Anumala","raw_affiliation_strings":["NXNE Intel Technology India Pvt. Ltd,Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"NXNE Intel Technology India Pvt. Ltd,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010379813"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.5002,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63851056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9563999772071838,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8441362977027893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6650660634040833},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.465997576713562},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38662707805633545},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3789060711860657},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1336672604084015}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8441362977027893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650660634040833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.465997576713562},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38662707805633545},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3789060711860657},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1336672604084015}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2032549010","https://openalex.org/W2096279303","https://openalex.org/W2162621524","https://openalex.org/W2170875070","https://openalex.org/W4327499872","https://openalex.org/W6874970121"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323"],"abstract_inverted_index":{"Additive":[0],"Jitter":[1],"is":[2,59,135],"a":[3,28,53],"critical":[4,24],"parameter":[5],"of":[6,68,92],"the":[7,11,50,56,90,120],"clock":[8,13,18,32,54,63,100],"buffer":[9],"in":[10,80,102,109],"system":[12],"design.":[14],"Mesh":[15],"architectures":[16,101],"and":[17,33,113,134],"buffers":[19],"are":[20],"used":[21,60],"to":[22,61,65,89,97],"distribute":[23,62],"global":[25],"signals":[26,64],"on":[27],"chip,":[29],"such":[30],"as":[31],"power/ground.":[34],"Redundancy":[35],"created":[36],"by":[37,137],"mesh":[38],"loops":[39],"smooths":[40],"out":[41],"undesirable":[42],"variations":[43],"between":[44],"signal":[45],"nodes":[46],"spatially":[47],"distributed":[48],"over":[49],"chip.":[51],"In":[52],"mesh,":[55],"multi-driver":[57],"structure":[58],"various":[66,75],"parts":[67],"chip":[69],"efficiently.":[70],"However,":[71],"they":[72],"can":[73],"introduce":[74],"timing":[76,104],"problems":[77],"that":[78],"result":[79],"GLS":[81],"(Gate-Level":[82],"Simulation)":[83],"failures.":[84],"This":[85,106],"paper":[86],"demonstrates":[87],"solutions":[88],"problem":[91],"additive":[93],"jitter":[94],"caused":[95],"due":[96],"mesh-based":[98],"complex":[99,132],"ATPG":[103],"simulations.":[105],"methodology":[107],"helps":[108],"saving":[110],"debug":[111],"time":[112,117],"huge":[114],"simulation":[115],"run":[116],"while":[118],"awaiting":[119],"clean":[121],"SDF":[122],"(Standard":[123],"Delay":[124],"Format)":[125],"from":[126],"physical":[127],"design":[128],"team":[129],"for":[130],"any":[131],"designs":[133],"verified":[136],"test":[138],"results.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}