{"id":"https://openalex.org/W4403278281","doi":"https://doi.org/10.1109/vdat63601.2024.10705705","title":"A Low-Power 10-bit SAR ADC with an Integrated CDAC and C-MOSCAP DAC for Implantable Pacemakers","display_name":"A Low-Power 10-bit SAR ADC with an Integrated CDAC and C-MOSCAP DAC for Implantable Pacemakers","publication_year":2024,"publication_date":"2024-09-01","ids":{"openalex":"https://openalex.org/W4403278281","doi":"https://doi.org/10.1109/vdat63601.2024.10705705"},"language":"en","primary_location":{"id":"doi:10.1109/vdat63601.2024.10705705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093818622","display_name":"Deepika Kumaradasan","orcid":null},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Deepika Kumaradasan","raw_affiliation_strings":["NIT Rourkela,Department of ECE,Rourkela,India"],"affiliations":[{"raw_affiliation_string":"NIT Rourkela,Department of ECE,Rourkela,India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103240495","display_name":"Sougata Kumar Kar","orcid":"https://orcid.org/0000-0003-2192-0845"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sougata Kumar Kar","raw_affiliation_strings":["NIT Rourkela,Department of ECE,Rourkela,India"],"affiliations":[{"raw_affiliation_string":"NIT Rourkela,Department of ECE,Rourkela,India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063307325","display_name":"Santanu Sarkar","orcid":"https://orcid.org/0000-0002-9284-5654"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Sarkar","raw_affiliation_strings":["NIT Rourkela,Department of ECE,Rourkela,India"],"affiliations":[{"raw_affiliation_string":"NIT Rourkela,Department of ECE,Rourkela,India","institution_ids":["https://openalex.org/I16292982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5093818622"],"corresponding_institution_ids":["https://openalex.org/I16292982"],"apc_list":null,"apc_paid":null,"fwci":0.3919,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57964741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6730212569236755},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5043386220932007},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49292922019958496},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4617154598236084},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3962169289588928},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3858914077281952},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23424580693244934},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.22021830081939697},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1848679482936859},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11419746279716492},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09260311722755432}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6730212569236755},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5043386220932007},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49292922019958496},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4617154598236084},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3962169289588928},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3858914077281952},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23424580693244934},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.22021830081939697},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1848679482936859},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11419746279716492},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09260311722755432},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat63601.2024.10705705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat63601.2024.10705705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 28th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1481844782","https://openalex.org/W2096069978","https://openalex.org/W2101004723","https://openalex.org/W2111186324","https://openalex.org/W2131792101","https://openalex.org/W2132406028","https://openalex.org/W2164251692","https://openalex.org/W2345020386","https://openalex.org/W2731271585","https://openalex.org/W2801373858","https://openalex.org/W2901134537","https://openalex.org/W3133286347","https://openalex.org/W4247114301","https://openalex.org/W4280630979","https://openalex.org/W4386921383"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2411923897","https://openalex.org/W4394546135","https://openalex.org/W4285347720","https://openalex.org/W4200259850","https://openalex.org/W2333831899","https://openalex.org/W2484894494","https://openalex.org/W2367385042","https://openalex.org/W4381186982","https://openalex.org/W2040781570"],"abstract_inverted_index":{"In":[0,12],"CDAC,":[1],"there":[2],"is":[3,39,57],"a":[4,18,49,60,137,152],"stringent":[5],"requirement":[6],"of":[7,48,99,117,139,144,155,160,166,194],"linearity":[8],"and":[9,31,45,65,80,89,93,147,163,173,179],"capacitive":[10],"matching.":[11],"order":[13],"to":[14,84,120],"achieve":[15],"this":[16],"goal,":[17],"binary-weighted":[19],"DAC":[20,33,112],"structure":[21],"that":[22],"combines":[23],"standard":[24],"CDAC":[25],"topology":[26,34],"on":[27,35],"the":[28,36,43,78,86,100,121,190],"MSB":[29],"portion":[30,38],"C-MOSCAP":[32,111],"LSB":[37],"implemented,":[40],"improving":[41],"both":[42,77],"static":[44],"dynamic":[46,148,180],"performances":[47],"10-bit,":[50],"833.33":[51,133],"kS/s":[52,134],"low-power":[53],"SAR":[54,107],"ADC.":[55],"It":[56,124],"developed":[58],"with":[59,109,151],"1.6":[61],"V":[62],"supply":[63],"voltage":[64],"UMC":[66],"180":[67],"nm":[68],"CMOS":[69],"process":[70],"technology.":[71],"A":[72],"dual-path":[73],"bootstrapped":[74],"switch":[75],"uses":[76,113],"primary":[79],"secondary":[81],"signal":[82,131],"paths":[83],"increase":[85],"switch\u2019s":[87],"speed":[88],"linearity.":[90],"Low":[91],"noise/offset":[92],"low":[94],"power":[95],"consumption":[96],"are":[97,177,183],"features":[98],"Triple":[101],"Tail":[102],"comparator.":[103],"The":[104],"proposed":[105],"10-bit":[106],"ADC":[108],"LSB\u2019s":[110],"approximately":[114],"90.11":[115],"\u00b5W":[116],"power,":[118],"according":[119],"simulation":[122],"results.":[123],"attains,":[125],"for":[126,185],"an":[127,142,158,164],"813.802":[128],"Hz":[129],"input":[130,187],"at":[132],"sampling":[135],"frequency,":[136],"DNL":[138],"0.0025":[140],"LSB,":[141,146],"INL":[143],"0.0049":[145],"performance":[149,181],"characteristics":[150,182],"simulated":[153],"SNDR":[154],"59.69":[156],"dB,":[157,162],"SFDR":[159],"70.57":[161],"ENoB":[165],"9.62":[167],"bits,":[168],"respectively.":[169],"Furthermore,":[170],"corner":[171],"analysis":[172],"Monte":[174],"Carlo":[175],"simulations":[176],"performed,":[178],"investigated":[184],"different":[186],"frequencies":[188],"around":[189],"Nyquist":[191],"rate":[192],"frequency":[193],"416.66":[195],"kHz.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}