{"id":"https://openalex.org/W3211711071","doi":"https://doi.org/10.1109/vdat53777.2021.9600917","title":"A Multi-Octave Frequency Range SerDes with a DLL Free Receiver","display_name":"A Multi-Octave Frequency Range SerDes with a DLL Free Receiver","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3211711071","doi":"https://doi.org/10.1109/vdat53777.2021.9600917","mag":"3211711071"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9600917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031718887","display_name":"Raman Thukral","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Raman Thukral","raw_affiliation_strings":["Indian Institute of Technology, Bombay, India 400076"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Bombay, India 400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065498785","display_name":"Mohit Goswami","orcid":"https://orcid.org/0000-0003-4798-3801"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mohit Goswami","raw_affiliation_strings":["Indian Institute of Technology, Bombay, India 400076"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Bombay, India 400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022638444","display_name":"Sharayu Jagtap","orcid":"https://orcid.org/0000-0002-8781-5039"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sharayu Jagtap","raw_affiliation_strings":["Indian Institute of Technology, Bombay, India 400076"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Bombay, India 400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078548801","display_name":"Sandeep Goyal","orcid":"https://orcid.org/0000-0002-6576-1594"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sandeep Goyal","raw_affiliation_strings":["Indian Institute of Technology, Bombay, India 400076"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Bombay, India 400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000277012","display_name":"Shalabh Gupta","orcid":"https://orcid.org/0000-0001-5988-9420"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shalabh Gupta","raw_affiliation_strings":["Indian Institute of Technology, Bombay, India 400076"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Bombay, India 400076","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5031718887"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13118608,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9896601438522339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6666741967201233},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6632744073867798},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6322293877601624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.520211398601532},{"id":"https://openalex.org/keywords/octave","display_name":"Octave (electronics)","score":0.5177047252655029},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5118705630302429},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5016334056854248},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45702219009399414},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.4411919116973877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1902587115764618},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16769877076148987},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1373692750930786},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.09691956639289856},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09378135204315186}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9896601438522339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6666741967201233},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6632744073867798},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6322293877601624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.520211398601532},{"id":"https://openalex.org/C85841341","wikidata":"https://www.wikidata.org/wiki/Q1135984","display_name":"Octave (electronics)","level":2,"score":0.5177047252655029},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5118705630302429},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5016334056854248},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45702219009399414},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.4411919116973877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1902587115764618},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16769877076148987},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1373692750930786},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.09691956639289856},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09378135204315186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9600917","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1551927311","https://openalex.org/W1937724927","https://openalex.org/W2059008798","https://openalex.org/W2079098101","https://openalex.org/W2137378553","https://openalex.org/W2145789411","https://openalex.org/W2514888137","https://openalex.org/W2915046390","https://openalex.org/W3160131292"],"related_works":["https://openalex.org/W2130047965","https://openalex.org/W3145088891","https://openalex.org/W3087888791","https://openalex.org/W2957422867","https://openalex.org/W2143950660","https://openalex.org/W2382232495","https://openalex.org/W2734818042","https://openalex.org/W3160420002","https://openalex.org/W2157372760","https://openalex.org/W2734937843"],"abstract_inverted_index":{"A":[0],"deserializer":[1,46,104,154],"in":[2,65,118],"a":[3,9,14,33,44,51,79,98,159],"high-speed":[4],"serial":[5],"link":[6],"typically":[7],"uses":[8,105],"delay-locked":[10],"loop":[11,16],"(DLL)":[12],"or":[13,30],"phase-locked":[15],"(PLL)":[17],"for":[18,108,126,149],"phase":[19],"alignment":[20],"and":[21,147,152],"sampling":[22],"of":[23,71],"the":[24,59,66,75,110,130,150,153,166],"data":[25,73],"signal.":[26,102],"However,":[27],"such":[28],"DLLs":[29],"PLLs":[31],"have":[32,42],"limited":[34],"operating":[35],"frequency":[36,53],"range.":[37],"In":[38],"this":[39],"architecture,":[40],"we":[41],"proposed":[43],"DLL-free":[45],"that":[47],"can":[48],"operate":[49],"over":[50],"multi-octave":[52],"range,":[54],"which":[55,157],"is":[56,145],"compatible":[57],"with":[58,97,129,163],"TIA/EIA-644":[60],"LVDS":[61],"standard.":[62],"The":[63,103,113,135],"serializer":[64,151],"SerDes":[67],"receives":[68],"21":[69],"bits":[70],"parallel":[72],"(from":[74],"digital":[76],"system)":[77],"at":[78],"bit":[80],"rate":[81,100],"up":[82],"to":[83,88,165],"80":[84],"Mbps,":[85],"serializes":[86],"it":[87],"(up":[89],"to)":[90],"560":[91],"Mbps":[92],"into":[93],"three":[94],"channels,":[95],"along":[96],"1/7th":[99],"clock":[101],"these":[106],"signals":[107],"recovering":[109],"original":[111],"bit-stream.":[112],"chip":[114],"has":[115],"been":[116],"designed":[117],"SCL":[119],"180nm":[120],"CMOS":[121],"technology,":[122],"using":[123,132],"high-voltage":[124],"devices,":[125],"backward":[127],"compatibility":[128],"system":[131],"3.3V":[133],"supply.":[134],"worst":[136],"case":[137],"power":[138],"consumption":[139],"(obtained":[140],"from":[141],"post":[142],"layout":[143],"simulations)":[144],"173.25mW":[146],"207.6mW":[148],"designs,":[155],"respectively,":[156],"indicates":[158],"very":[160],"significant":[161],"improvement":[162],"respect":[164],"available":[167],"products.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}