{"id":"https://openalex.org/W3084659084","doi":"https://doi.org/10.1109/vdat50263.2020.9190571","title":"Approximate Testing of Digital VLSI Circuits using Error Significance based Fault Analysis","display_name":"Approximate Testing of Digital VLSI Circuits using Error Significance based Fault Analysis","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3084659084","doi":"https://doi.org/10.1109/vdat50263.2020.9190571","mag":"3084659084"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014739602","display_name":"Sisir Kumar Jena","orcid":"https://orcid.org/0000-0001-8788-1581"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sisir Kumar Jena","raw_affiliation_strings":["Department of CSE, Indian Institute of Technology Guwahati, India"],"raw_orcid":"https://orcid.org/0000-0001-8788-1581","affiliations":[{"raw_affiliation_string":"Department of CSE, Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052215348","display_name":"Santosh Biswas","orcid":"https://orcid.org/0000-0003-3020-4154"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Biswas","raw_affiliation_strings":["Department of CSE, Indian Institute of Technology Guwahati, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026559492","display_name":"Jatindra Kumar Deka","orcid":"https://orcid.org/0000-0001-9118-5888"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jatindra Kumar Deka","raw_affiliation_strings":["Department of CSE, Indian Institute of Technology Guwahati, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014739602"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.2357,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49527703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8173937797546387},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.713717520236969},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6748036742210388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6303036212921143},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5745411515235901},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5661588311195374},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5445393323898315},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5386149287223816},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4680134057998657},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.45000696182250977},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4423264265060425},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4349285960197449},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.344447523355484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2304164469242096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18375274538993835},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11347848176956177},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1129010021686554},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08989328145980835}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8173937797546387},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.713717520236969},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6748036742210388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6303036212921143},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5745411515235901},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5661588311195374},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5445393323898315},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5386149287223816},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4680134057998657},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.45000696182250977},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4423264265060425},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4349285960197449},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.344447523355484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2304164469242096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18375274538993835},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11347848176956177},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1129010021686554},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08989328145980835},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1957023732","https://openalex.org/W2097325076","https://openalex.org/W2112173236","https://openalex.org/W2128382539","https://openalex.org/W2587701905","https://openalex.org/W2617310483","https://openalex.org/W2799261807","https://openalex.org/W2807505184","https://openalex.org/W2822591263","https://openalex.org/W2912356573","https://openalex.org/W2946503124","https://openalex.org/W2955439067","https://openalex.org/W3023044245","https://openalex.org/W6758707140"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2323083271","https://openalex.org/W2091533492","https://openalex.org/W2802691720","https://openalex.org/W2940545572","https://openalex.org/W2098752843"],"abstract_inverted_index":{"A":[0],"gigantic":[1],"amount":[2],"of":[3,69,98,101,112,123,134,147,164,178],"test":[4,15,56,89,179],"pattern":[5],"covering":[6],"all":[7,145],"faults":[8,70,82,103,107],"is":[9,65,119,166],"required":[10],"to":[11,31,172],"attain":[12],"a":[13,48,67,173],"high":[14],"quality":[16],"in":[17,34,108,116,121,144,175],"modern":[18],"VLSI":[19],"testing.":[20],"With":[21],"this,":[22],"the":[23,42,96,102,109,113,117,135,160,176],"Test":[24,35],"Data":[25],"Volume":[26],"(TDV)":[27],"rises,":[28],"which":[29,170],"leads":[30,171],"an":[32,124],"increase":[33],"Application":[36],"Time":[37],"(TAT)":[38],"as":[39,41],"well":[40],"power":[43],"requirement.":[44],"This":[45],"paper":[46],"proposes":[47],"Fault-based":[49],"Approximate":[50],"Testing":[51],"(FAT)":[52],"technique":[53],"that":[54,73,132],"generates":[55],"patterns":[57,90],"only":[58],"for":[59,91],"distinguished":[60],"faults.":[61,93],"The":[62,80,128],"basic":[63],"idea":[64],"identifying":[66],"set":[68],"(tolerable":[71],"faults)":[72,84],"can":[74,141],"be":[75,142],"ignored":[76],"and":[77,155],"left":[78],"untested.":[79],"remaining":[81],"(intolerable":[83],"are":[85],"tested":[86],"by":[87,104,168],"generating":[88],"those":[92],"We":[94],"examine":[95],"impact":[97],"overlooking":[99],"some":[100],"injecting":[105],"stuck-at":[106],"appropriate":[110],"place":[111],"netlist.":[114],"Deviation":[115],"output":[118],"analyzed":[120],"respect":[122],"application-specific":[125],"error":[126],"threshold.":[127],"experimental":[129],"result":[130,137],"shows":[131],"irrespective":[133],"erroneous":[136],"produced,":[138],"these":[139],"circuits":[140],"used":[143],"kinds":[146],"error-tolerant":[148],"applications":[149],"like":[150],"image/video":[151],"processing,":[152,154],"speech":[153],"digital":[156],"communications.":[157],"Along":[158],"with":[159],"above":[161],"benefit":[162],"number":[163,177],"fault-sites":[165],"reduces":[167],"40-50%,":[169],"reduction":[174],"patterns.":[180]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}