{"id":"https://openalex.org/W3086783658","doi":"https://doi.org/10.1109/vdat50263.2020.9190548","title":"Design and Analysis of Ultra-Low Power Adiabatic Computational Subsystem Based on Symmetric Stacking","display_name":"Design and Analysis of Ultra-Low Power Adiabatic Computational Subsystem Based on Symmetric Stacking","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3086783658","doi":"https://doi.org/10.1109/vdat50263.2020.9190548","mag":"3086783658"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042935993","display_name":"Palakurthi Ravali","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Palakurthi Ravali","raw_affiliation_strings":["International Institute of Information Technlogy, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technlogy, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030516866","display_name":"Purbasha Panda","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Purbasha Panda","raw_affiliation_strings":["International Institute of Information Technlogy, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technlogy, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["International Institute of Information Technlogy, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technlogy, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042935993"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08507873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7411040663719177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6639743447303772},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5002150535583496},{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.4599548578262329},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43291425704956055},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.4215271770954132},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4173473119735718},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3447865843772888},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.26790767908096313},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24249228835105896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20960316061973572},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11529725790023804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09859612584114075}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7411040663719177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6639743447303772},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5002150535583496},{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.4599548578262329},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43291425704956055},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.4215271770954132},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4173473119735718},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3447865843772888},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.26790767908096313},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24249228835105896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20960316061973572},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11529725790023804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09859612584114075},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1983849809","https://openalex.org/W1995245532","https://openalex.org/W2122984966","https://openalex.org/W2129878502","https://openalex.org/W2136486818","https://openalex.org/W2145556475","https://openalex.org/W2147396253","https://openalex.org/W2157011526","https://openalex.org/W2159448561","https://openalex.org/W2170191597","https://openalex.org/W2546938688","https://openalex.org/W2735056053","https://openalex.org/W6681641754"],"related_works":["https://openalex.org/W2990605371","https://openalex.org/W2096561527","https://openalex.org/W2580743037","https://openalex.org/W2162463323","https://openalex.org/W2765372174","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W2418067545","https://openalex.org/W4210368030","https://openalex.org/W2542337934"],"abstract_inverted_index":{"A":[0],"novel":[1],"design":[2,64,100,187],"is":[3,33,45,101,174],"proposed":[4,99,186],"for":[5,57,69,78,176,196],"the":[6,61,98,113,117,151,193],"implementation":[7],"of":[8,97,116],"low":[9],"power":[10,23,38,71,80,178],"efficient":[11],"charge":[12],"recovery":[13],"logic":[14,142],"(ECRL)":[15],"based":[16,119,138,169],"adiabatic":[17,24,120,141,170],"driven":[18,140,182],"computational":[19],"subsystem.":[20],"An":[21],"ultra-low":[22,70,79,177],"ECRL":[25,118,137,168],"circuit":[26,107,147],"operates":[27],"primarily":[28],"in":[29,51,102,112,129,190],"subthreshold":[30],"regime,":[31],"and":[32,92,131,148,179,192],"reported":[34],"to":[35,41,88,108,123],"consume":[36],"less":[37],"as":[39],"compared":[40],"CMOS":[42],"implementation.":[43],"Multiplier":[44],"considered":[46],"a":[47,124,154],"common":[48],"building":[49],"block":[50],"today's":[52],"computation":[53],"intensive":[54],"design,":[55],"included":[56],"various":[58],"applications,":[59],"however":[60],"same":[62,152],"optimum":[63],"flow":[65],"does":[66],"not":[67],"suit":[68],"applications.":[72,184],"Higher":[73],"order":[74,156],"multiplier":[75,162,173],"subsystem":[76],"designed":[77],"requirements,":[81],"involves":[82],"multiple":[83],"stages":[84],"including":[85],"compression":[86],"module":[87],"reduce":[89],"partial":[90],"products,":[91],"generate":[93],"product.":[94],"The":[95,134,164,185],"novelty":[96],"applying":[103],"specifically":[104],"6:3":[105,145],"compressor":[106,146],"eliminate":[109],"XOR":[110],"gate":[111],"critical":[114,181],"path":[115],"logic,":[121],"leading":[122],"compact":[125],"layout,":[126],"significant":[127],"reduction":[128],"power,":[130],"performance":[132],"improvement.":[133],"paper":[135],"analyzes":[136],"sub-threshold":[139],"applied":[143],"on":[144,153],"further":[149],"implements":[150],"higher":[155],"8":[157,159],"\u00d7":[158],"Wallace":[160,171],"tree":[161,172],"module.":[163],"symmetric":[165],"stacking":[166],"modified":[167],"recommended":[175],"non-time":[180],"biomedical":[183],"was":[188],"implemented":[189],"Cadence,":[191],"simulation":[194],"results":[195],"45":[197],"nm":[198],"technology":[199],"node":[200],"are":[201],"reported.":[202]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}