{"id":"https://openalex.org/W3084704944","doi":"https://doi.org/10.1109/vdat50263.2020.9190505","title":"Chaotic Ring Oscillator Based True Random Number Generator Implementations in FPGA","display_name":"Chaotic Ring Oscillator Based True Random Number Generator Implementations in FPGA","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3084704944","doi":"https://doi.org/10.1109/vdat50263.2020.9190505","mag":"3084704944"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190505","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085863022","display_name":"Ajish Zacharias","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ajish Zacharias","raw_affiliation_strings":["Department of Electronics, Cyber Physical Systems Lab, Cyber Physical Systems Lab, Cochin University of Science and Technology, Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Cyber Physical Systems Lab, Cyber Physical Systems Lab, Cochin University of Science and Technology, Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037660867","display_name":"C. G. Gisha","orcid":null},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C.G. Gisha","raw_affiliation_strings":["Department of Electronics, Cyber Physical Systems Lab, Cyber Physical Systems Lab, Cochin University of Science and Technology, Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Cyber Physical Systems Lab, Cyber Physical Systems Lab, Cochin University of Science and Technology, Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043317855","display_name":"Bijoy A. Jose","orcid":"https://orcid.org/0000-0002-9541-4286"},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bijoy A. Jose","raw_affiliation_strings":["Department of Electronics, Cyber Physical Systems Lab, Cyber Physical Systems Lab, Cochin University of Science and Technology, Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Cyber Physical Systems Lab, Cyber Physical Systems Lab, Cochin University of Science and Technology, Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085863022"],"corresponding_institution_ids":["https://openalex.org/I20497027"],"apc_list":null,"apc_paid":null,"fwci":1.1783,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77889093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.8690557479858398},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.8463280200958252},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.7630967497825623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6944233179092407},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6514471173286438},{"id":"https://openalex.org/keywords/randomness-tests","display_name":"Randomness tests","score":0.5492852926254272},{"id":"https://openalex.org/keywords/chaotic","display_name":"Chaotic","score":0.4790041148662567},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.41295135021209717},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.376993328332901},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3769691288471222},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23244929313659668},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22446474432945251},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1867126226425171},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15782395005226135},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14292126893997192}],"concepts":[{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.8690557479858398},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.8463280200958252},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.7630967497825623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6944233179092407},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6514471173286438},{"id":"https://openalex.org/C18017163","wikidata":"https://www.wikidata.org/wiki/Q13560113","display_name":"Randomness tests","level":3,"score":0.5492852926254272},{"id":"https://openalex.org/C2777052490","wikidata":"https://www.wikidata.org/wiki/Q5072826","display_name":"Chaotic","level":2,"score":0.4790041148662567},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.41295135021209717},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.376993328332901},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3769691288471222},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23244929313659668},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22446474432945251},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1867126226425171},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15782395005226135},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14292126893997192},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190505","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W401002857","https://openalex.org/W1588877666","https://openalex.org/W1969455838","https://openalex.org/W1997105324","https://openalex.org/W2054443616","https://openalex.org/W2088455835","https://openalex.org/W2117205818","https://openalex.org/W2128457641","https://openalex.org/W2145640208","https://openalex.org/W2167352984","https://openalex.org/W2362080632","https://openalex.org/W2756627506","https://openalex.org/W2765240961","https://openalex.org/W2771137056","https://openalex.org/W2801615404","https://openalex.org/W2941539330","https://openalex.org/W2996232372","https://openalex.org/W3004900341","https://openalex.org/W3140517496","https://openalex.org/W6635070356"],"related_works":["https://openalex.org/W3175252517","https://openalex.org/W2890611432","https://openalex.org/W2042618666","https://openalex.org/W2240902082","https://openalex.org/W2117344961","https://openalex.org/W2117205818","https://openalex.org/W3115969636","https://openalex.org/W2043465718","https://openalex.org/W3004539062","https://openalex.org/W4232762699"],"abstract_inverted_index":{"True":[0],"Random":[1],"Number":[2],"Generator":[3],"(TRNG)":[4],"performs":[5],"an":[6],"important":[7,64],"role":[8],"in":[9,34,73,188],"the":[10,76,127,176,179,189],"field":[11],"of":[12,52,54,66,86,111,159,167,201,222,224],"information":[13],"security":[14,60,220],"systems":[15],"for":[16,48,58,140,198,218],"secure":[17],"system":[18],"design.":[19],"The":[20,62,156,207],"TRNGs":[21,37,161],"designs":[22,51],"are":[23],"used":[24,183],"as":[25,28,83],"initialization":[26],"vectors,":[27],"generating":[29],"random":[30],"bits":[31],"and":[32,96,113,142,148,169],"nonces":[33],"encryption":[35],"protocols.":[36],"when":[38],"implemented":[39,97,105,143],"on":[40,98],"Field":[41],"Programmable":[42],"Gate":[43],"Array":[44],"(FPGA),":[45],"becomes":[46],"viable":[47],"integration":[49],"into":[50],"Internet":[53,223],"Things":[55,225],"(IoT)":[56],"products":[57],"cyber":[59,219],"applications.":[61],"most":[63],"component":[65],"TRNG":[67,92,122,141,147],"is":[68,216],"its":[69,115],"entropy":[70],"source.":[71],"Implementation":[72],"FPGA":[74,99,199],"exploits":[75],"jitter":[77],"from":[78],"ring":[79,152,190,203],"oscillator":[80,145,153,204],"(RO)":[81],"circuits":[82,139],"a":[84,184,195],"source":[85],"entropy.":[87],"In":[88],"this":[89],"work,":[90],"various":[91,137],"architectures":[93],"were":[94],"reviewed":[95,136],"Xilinx":[100],"Zynq":[101],"Z7.":[102],"We":[103,133,192],"have":[104,134],"Ring":[106],"Oscillators":[107],"by":[108],"varying":[109],"number":[110],"inverters":[112,125],"analysed":[114,163],"performance.":[116],"It":[117],"was":[118,162],"seen":[119],"that":[120],"RO":[121],"with":[123,151],"24":[124],"gave":[126],"best":[128],"performance":[129,158],"even":[130],"without":[131],"post-processing.":[132],"also":[135,193],"chaotic":[138,144,180,202,209],"based":[146,154,205],"compared":[149],"it":[150],"TRNG.":[155,206],"randomness":[157,177],"all":[160,212],"using":[164,178],"National":[165],"Institute":[166],"Standards":[168],"Technology":[170],"(NIST)":[171],"test":[172],"suite.":[173],"To":[174],"improve":[175],"circuit,":[181],"we":[182],"circuit":[185,210],"having":[186],"chaos":[187],"oscillator.":[191],"propose":[194],"new":[196],"architecture":[197],"implementation":[200],"proposed":[208],"passed":[211],"NIST":[213],"tests":[214],"which":[215],"crucial":[217],"aspects":[221],"products.":[226]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}