{"id":"https://openalex.org/W3085521240","doi":"https://doi.org/10.1109/vdat50263.2020.9190473","title":"Energy Efficient 9T SRAM With R/W Margin Enhanced for beyond Von-Neumann Computation","display_name":"Energy Efficient 9T SRAM With R/W Margin Enhanced for beyond Von-Neumann Computation","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3085521240","doi":"https://doi.org/10.1109/vdat50263.2020.9190473","mag":"3085521240"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035923268","display_name":"Anil Rajput","orcid":"https://orcid.org/0000-0002-3876-5514"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anil Kumar Rajput","raw_affiliation_strings":["VLSI Design Lab, ABV-IIITM, Gwalior, India"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab, ABV-IIITM, Gwalior, India","institution_ids":["https://openalex.org/I9747756"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038140573","display_name":"Manisha Pattanaik","orcid":"https://orcid.org/0000-0001-7842-0695"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manisha Pattanaik","raw_affiliation_strings":["VLSI Design Lab, ABV-IIITM, Gwalior, India"],"affiliations":[{"raw_affiliation_string":"VLSI Design Lab, ABV-IIITM, Gwalior, India","institution_ids":["https://openalex.org/I9747756"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035923268"],"corresponding_institution_ids":["https://openalex.org/I9747756"],"apc_list":null,"apc_paid":null,"fwci":0.7192,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.70555543,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8300737142562866},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.7768605947494507},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6449843049049377},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5842572450637817},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.539563000202179},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4568643271923065},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4399440288543701},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34454208612442017},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3427640199661255},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.333720326423645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2963733673095703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16882336139678955},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1081133782863617}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8300737142562866},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.7768605947494507},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6449843049049377},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5842572450637817},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.539563000202179},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4568643271923065},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4399440288543701},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34454208612442017},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3427640199661255},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.333720326423645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2963733673095703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16882336139678955},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1081133782863617},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2123278390","https://openalex.org/W2136268150","https://openalex.org/W2292548336","https://openalex.org/W2331783522","https://openalex.org/W2529683150","https://openalex.org/W2568855487","https://openalex.org/W2591601611","https://openalex.org/W2775637085","https://openalex.org/W2937105171","https://openalex.org/W2948799117","https://openalex.org/W2966878541","https://openalex.org/W2981537656","https://openalex.org/W3002696976","https://openalex.org/W3010731809","https://openalex.org/W3104353813"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2012045996","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W4308090481","https://openalex.org/W3211992815","https://openalex.org/W1976168335"],"abstract_inverted_index":{"The":[0,65,117],"state-of-the-art":[1],"computing":[2,18,25],"systems":[3],"based":[4],"on":[5,17],"traditional":[6],"von-Neumann":[7,11,143],"architectures":[8],"are":[9],"facing":[10],"bottlenecks(VNB),":[12],"which":[13,158],"has":[14,151],"large":[15],"impact":[16],"speed":[19],"and":[20,55,88,99,123,130],"energy":[21,53,125,160],"consumption":[22],"of":[23,141,163],"current":[24],"system":[26],"for":[27,36,139],"big-data":[28],"applications.":[29],"Computation-In-Memory":[30],"(CIM)":[31],"architecture":[32],"is":[33,52],"prominent":[34],"candidate":[35],"computation":[37],"to":[38],"break":[39],"VNB.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44],"propose":[45],"a":[46,113],"9T":[47],"(P9T)":[48],"SRAM":[49,75,110,119,136,156,170],"bit-cell":[50],"that":[51,69],"efficient":[54],"at":[56,102],"the":[57,62,70,134,145],"same":[58],"time,":[59],"it":[60],"enhances":[61],"read/write":[63],"margin.":[64],"simulation":[66],"result":[67],"shows":[68,159],"P9":[71],"<tex":[72],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[73,91,95],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$T$</tex>":[74],"design":[76,120],"increases":[77],"Read":[78],"SNM":[79,82],"(RSNM),":[80],"Write":[81],"(WSNM),":[83],"Dynamic":[84],"noise":[85],"margin":[86],"(DNM)":[87],"I":[89],"<inf":[90,94],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">on</inf>":[92],"/I":[93],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">off</inf>":[96],"by":[97,128],"25.44%,19.44%,56.41%":[98],"102.5%,":[100],"respectively":[101,132],"1.8V":[103],"supply":[104],"voltage":[105],"over":[106,133,165],"Conventional":[107],"8T":[108],"(C8T)":[109],"cell":[111],"in":[112,168],"180nm":[114],"CMOS":[115],"technology.":[116],"P9T":[118,155],"decrease":[121],"read":[122],"write":[124],"per":[126],"operation":[127,150,167],"60.85%":[129],"22.67%,":[131],"C8T":[135,169],"bit-cell.":[137,171],"Finally":[138],"illustration":[140],"beyond":[142],"computation,":[144],"In-memory":[146],"Boolean":[147],"Computation":[148],"(IMBC)":[149],"been":[152],"demonstrated":[153],"using":[154],"cell,":[157],"efficiency":[161],"improvement":[162],"28%":[164],"IMBC":[166]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}