{"id":"https://openalex.org/W2562099038","doi":"https://doi.org/10.1109/uemcon.2016.7777928","title":"JSM gate \u2014 A new proposition in spin based reversible logic circuitry","display_name":"JSM gate \u2014 A new proposition in spin based reversible logic circuitry","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2562099038","doi":"https://doi.org/10.1109/uemcon.2016.7777928","mag":"2562099038"},"language":"en","primary_location":{"id":"doi:10.1109/uemcon.2016.7777928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon.2016.7777928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011586418","display_name":"J. Gope","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Gope","raw_affiliation_strings":["ECE, CSET-Barasat, WB, India"],"affiliations":[{"raw_affiliation_string":"ECE, CSET-Barasat, WB, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101496901","display_name":"S. Chowdhury","orcid":"https://orcid.org/0009-0003-8738-6443"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Chowdhury","raw_affiliation_strings":["ECE, CSET-Barasat, WB, India"],"affiliations":[{"raw_affiliation_string":"ECE, CSET-Barasat, WB, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082106808","display_name":"Kaushik Ghosal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. S. Ghosal","raw_affiliation_strings":["ECE, UEMK, WB, India"],"affiliations":[{"raw_affiliation_string":"ECE, UEMK, WB, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077153275","display_name":"Koustuv Sarkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Sarkar","raw_affiliation_strings":["ECE, UEMK, WB, India"],"affiliations":[{"raw_affiliation_string":"ECE, UEMK, WB, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110976405","display_name":"MAYANK PAL","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Pal","raw_affiliation_strings":["CSE, UEMK, WB, India"],"affiliations":[{"raw_affiliation_string":"CSE, UEMK, WB, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109394385","display_name":"S. Bhadra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Bhadra","raw_affiliation_strings":["EE, UEMK, WB, India"],"affiliations":[{"raw_affiliation_string":"EE, UEMK, WB, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5011586418"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08822554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7474323511123657},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7242202758789062},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.566586971282959},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5542958974838257},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5181980729103088},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.505099356174469},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49199482798576355},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4749985933303833},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4691140949726105},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4484078884124756},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.43879881501197815},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4230271279811859},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34184959530830383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28649765253067017},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21056601405143738},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17111504077911377},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.168465256690979},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15098965167999268}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7474323511123657},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7242202758789062},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.566586971282959},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5542958974838257},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5181980729103088},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.505099356174469},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49199482798576355},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4749985933303833},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4691140949726105},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4484078884124756},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.43879881501197815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4230271279811859},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34184959530830383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28649765253067017},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21056601405143738},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17111504077911377},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.168465256690979},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15098965167999268},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/uemcon.2016.7777928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon.2016.7777928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2003473991","https://openalex.org/W2021703042","https://openalex.org/W2098419840","https://openalex.org/W2181993212","https://openalex.org/W2184890236","https://openalex.org/W2185613430","https://openalex.org/W2237767081","https://openalex.org/W2294398660","https://openalex.org/W3103107255","https://openalex.org/W3147911511","https://openalex.org/W4246625483","https://openalex.org/W4285719527","https://openalex.org/W6686078837","https://openalex.org/W6793147793"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1827076955","https://openalex.org/W2542337934","https://openalex.org/W2290310756","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W1985308002","https://openalex.org/W2170504327","https://openalex.org/W2029162371","https://openalex.org/W1702497178"],"abstract_inverted_index":{"Reversible":[0],"logic":[1,37,95],"catered":[2],"significant":[3],"research":[4,27,70,78],"interest":[5],"owing":[6],"to":[7,34,127,133],"its":[8,123,128],"unbound":[9],"merits.":[10],"It":[11],"ushers":[12],"low":[13],"power":[14,107],"consumption,":[15,108],"minimalized":[16],"garbage":[17,105],"output":[18],"and":[19,97,111,125],"least":[20],"propagation":[21],"delay":[22],"like":[23],"noble":[24],"features.":[25],"Numerous":[26],"attempts":[28,79],"have":[29,56],"been":[30],"reported":[31,72],"till":[32],"date":[33],"fabricate":[35],"reversible":[36,66,84,94],"ICs":[38],"using":[39],"conventional":[40,93],"CMOS":[41,45,60],"topology.":[42],"But":[43],"as":[44],"technology":[46],"itself":[47],"is":[48,74,120],"facing":[49],"typical":[50],"scaling":[51],"down":[52],"problem":[53],"thus":[54],"Researchers":[55],"shifted":[57],"towards":[58],"post":[59],"devices":[61],"for":[62],"future":[63],"fabrication":[64],"of":[65,122,137],"ICs.":[67],"This":[68],"particular":[69],"endeavor":[71],"here":[73],"centered":[75],"upon":[76],"similar":[77],"that":[80],"include":[81],"Spintronics":[82],"based":[83,101,143],"IC":[85],"design.":[86],"Primarily":[87],"the":[88,103,114,135,138],"authors":[89,115],"realized":[90],"spin":[91,129],"oriented":[92],"gates":[96],"compared":[98],"there":[99],"efficiency":[100],"on":[102],"generated":[104],"value,":[106],"device":[109],"integrity":[110],"dimension.":[112],"Later":[113],"insight":[116],"JSM":[117,144],"gate":[118],"which":[119],"unique":[121],"kind":[124],"adhere":[126],"realization":[130],"in":[131],"order":[132],"apprehend":[134],"virtues":[136],"proposed":[139],"Single":[140],"Spin":[141],"Logic":[142],"gate.":[145]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}