{"id":"https://openalex.org/W1984574424","doi":"https://doi.org/10.1109/tvlsi.2015.2420954","title":"Sequoia: A High-Endurance NVM-Based Cache Architecture","display_name":"Sequoia: A High-Endurance NVM-Based Cache Architecture","publication_year":2015,"publication_date":"2015-04-29","ids":{"openalex":"https://openalex.org/W1984574424","doi":"https://doi.org/10.1109/tvlsi.2015.2420954","mag":"1984574424"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2015.2420954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2420954","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004090870","display_name":"Mohammad Reza Akbari Jokar","orcid":"https://orcid.org/0000-0002-0215-6805"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Reza Jokar","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]},{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR","US"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","Sharif University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]},{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","School of Computer Science, Institute for Research in Fundamental Sciences, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"School of Computer Science, Institute for Research in Fundamental Sciences, Tehran, Iran","institution_ids":["https://openalex.org/I4210146419"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4142,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.92839105,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"24","issue":"3","first_page":"954","last_page":"967"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8615056276321411},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.7418670654296875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7275007963180542},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6756728291511536},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6639149188995361},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6496649980545044},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5704864859580994},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5440165400505066},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5005736351013184},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.44855552911758423},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4171026945114136},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3910055160522461},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3772493600845337},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27590489387512207}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8615056276321411},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.7418670654296875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7275007963180542},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6756728291511536},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6639149188995361},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6496649980545044},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5704864859580994},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5440165400505066},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5005736351013184},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.44855552911758423},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4171026945114136},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3910055160522461},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3772493600845337},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27590489387512207}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2015.2420954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2015.2420954","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1549725729","https://openalex.org/W1978085294","https://openalex.org/W1990661559","https://openalex.org/W2002022853","https://openalex.org/W2010202670","https://openalex.org/W2011443263","https://openalex.org/W2033811947","https://openalex.org/W2034097727","https://openalex.org/W2048588974","https://openalex.org/W2050078636","https://openalex.org/W2067005125","https://openalex.org/W2084007230","https://openalex.org/W2103213347","https://openalex.org/W2105102111","https://openalex.org/W2105440885","https://openalex.org/W2108048675","https://openalex.org/W2109683087","https://openalex.org/W2112753327","https://openalex.org/W2116826022","https://openalex.org/W2118362104","https://openalex.org/W2125428294","https://openalex.org/W2130657217","https://openalex.org/W2135393827","https://openalex.org/W2136316949","https://openalex.org/W2142276919","https://openalex.org/W2144351373","https://openalex.org/W2147122795","https://openalex.org/W2147657366","https://openalex.org/W2148831941","https://openalex.org/W2160428323","https://openalex.org/W2188761345","https://openalex.org/W2543205889","https://openalex.org/W2615428366","https://openalex.org/W3143577886","https://openalex.org/W3147620158","https://openalex.org/W4285719527","https://openalex.org/W6632791987","https://openalex.org/W6653237175","https://openalex.org/W6681143753","https://openalex.org/W6687026183"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2535115842","https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2126408955","https://openalex.org/W2098406302","https://openalex.org/W2148571123","https://openalex.org/W2396934146","https://openalex.org/W2369103246","https://openalex.org/W2734782074"],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1,43],"memory":[2,133],"technologies,":[3],"such":[4],"as":[5],"spin-transfer":[6],"torque":[7],"RAM":[8],"or":[9],"resistive":[10],"RAM,":[11],"can":[12,78],"increase":[13],"the":[14,17,67,164,167],"capacity":[15],"of":[16,49,51,110,118,166],"last-level":[18],"cache":[19,44,63,76,127,147,156,176],"(LLC)":[20],"in":[21,59],"a":[22,42,47,71,99,122,142],"latency":[23],"and":[24,94,102,136,140],"power-efficient":[25],"manner.":[26],"These":[27],"technologies":[28],"endure":[29],"10":[30],"<sup":[31,35],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[32,36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">9</sup>":[33],"-10":[34],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">12</sup>":[37],"writes":[38,60],"per":[39],"cell,":[40],"making":[41],"(NV-cache)":[45],"with":[46,106,154],"lifetime":[48,69,165],"dozens":[50],"years":[52],"under":[53],"ideal":[54],"working":[55],"conditions.":[56],"However,":[57],"nonuniformity":[58],"to":[61,70,75,145,172],"different":[62,175],"lines":[64,77],"considerably":[65],"reduces":[66],"NV-cache":[68,88,168],"few":[72],"months.":[73],"Writes":[74],"be":[79],"made":[80],"uniformly":[81],"by":[82],"wear-leveling.":[83],"A":[84],"suitable":[85],"wear-leveling":[86,104,123],"for":[87,112,174],"should":[89],"not":[90],"incur":[91],"high":[92],"storage":[93],"performance":[95,108],"overheads.":[96],"We":[97],"propose":[98],"novel,":[100],"simple,":[101],"effective":[103],"technique":[105,144],"negligible":[107],"overhead":[109],"<;0.4%":[111],"memory-intensive":[113],"workloads.":[114],"Our":[115],"proposal":[116],"consists":[117],"two":[119],"mechanisms:":[120],"1)":[121],"mechanism":[124],"within":[125],"each":[126],"set":[128],"that":[129,163],"slightly":[130],"increases":[131],"main":[132],"write-back":[134],"traffic":[135],"LLC":[137],"miss":[138],"rate":[139],"2)":[141],"novel":[143],"reduce":[146],"interset":[148],"variation":[149],"which":[150],"causes":[151],"minimum":[152],"interference":[153],"normal":[155],"operation.":[157],"Using":[158],"these":[159],"mechanisms,":[160],"we":[161],"show":[162],"is":[169],"boosted":[170],"up":[171],"13\u00d7":[173],"configurations.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}