{"id":"https://openalex.org/W7127092049","doi":"https://doi.org/10.1109/trustcom66490.2025.00147","title":"An Adaptive Fast Recovery Scheme Based on Checkpoints: Analysis and Application in Asymmetric Multiprocessor Systems","display_name":"An Adaptive Fast Recovery Scheme Based on Checkpoints: Analysis and Application in Asymmetric Multiprocessor Systems","publication_year":2025,"publication_date":"2025-11-14","ids":{"openalex":"https://openalex.org/W7127092049","doi":"https://doi.org/10.1109/trustcom66490.2025.00147"},"language":null,"primary_location":{"id":"doi:10.1109/trustcom66490.2025.00147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/trustcom66490.2025.00147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 24th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078448720","display_name":"Jingjing Hu","orcid":"https://orcid.org/0000-0003-4688-7586"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingjing Hu","raw_affiliation_strings":["School of Cyber Science and Engineering Southeast University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Cyber Science and Engineering Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100345915","display_name":"Yu Li","orcid":"https://orcid.org/0000-0003-1865-8276"},"institutions":[{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Li","raw_affiliation_strings":["Endogenous Security Research Center Purple Mountain Laboratories,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endogenous Security Research Center Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113387264","display_name":"Yuanhang Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanhang Sun","raw_affiliation_strings":["Endogenous Security Research Center Purple Mountain Laboratories,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endogenous Security Research Center Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5117554503","display_name":"Chidan Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155350","display_name":"Purple Mountain Laboratories","ror":"https://ror.org/04zcbk583","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210155350"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chidan Zhu","raw_affiliation_strings":["Endogenous Security Research Center Purple Mountain Laboratories,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endogenous Security Research Center Purple Mountain Laboratories,Nanjing,China","institution_ids":["https://openalex.org/I4210155350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102967963","display_name":"Qinrang Liu","orcid":"https://orcid.org/0000-0002-9957-7365"},"institutions":[{"id":"https://openalex.org/I4210159156","display_name":"System Equipment (China)","ror":"https://ror.org/04m2bcn74","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210159156"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qinrang Liu","raw_affiliation_strings":["National Digital Switching System Engineering and Technological Research Center,System on Chip Department,Zhengzhou,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Digital Switching System Engineering and Technological Research Center,System on Chip Department,Zhengzhou,China","institution_ids":["https://openalex.org/I4210159156"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124775156","display_name":"Jiangxing Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiangxing Wu","raw_affiliation_strings":["School of Cyber Science and Engineering Southeast University,Nanjing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Cyber Science and Engineering Southeast University,Nanjing,China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1275","last_page":"1282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.953499972820282,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.953499972820282,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.012900000438094139,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.007600000128149986,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.8666999936103821},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5931000113487244},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5698000192642212},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5570999979972839},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5539000034332275},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5023000240325928},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47929999232292175},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.47189998626708984}],"concepts":[{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.8666999936103821},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865999937057495},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5931000113487244},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5698000192642212},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5580999851226807},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5570999979972839},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5539000034332275},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5516999959945679},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5023000240325928},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47929999232292175},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.47189998626708984},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.42809998989105225},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.40619999170303345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3790999948978424},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32749998569488525},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.32510000467300415},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3212999999523163},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.2768000066280365},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.2741999924182892},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.27379998564720154},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.26170000433921814},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.25679999589920044},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.25440001487731934},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/trustcom66490.2025.00147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/trustcom66490.2025.00147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 24th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1993143336","https://openalex.org/W2050719730","https://openalex.org/W2070280483","https://openalex.org/W2111062694","https://openalex.org/W2126082910","https://openalex.org/W2141617741","https://openalex.org/W2541512541","https://openalex.org/W3189497758","https://openalex.org/W3190644151","https://openalex.org/W4378388465","https://openalex.org/W4386869816","https://openalex.org/W4388622926","https://openalex.org/W4403390226","https://openalex.org/W4408343568"],"related_works":[],"abstract_inverted_index":{"Fault-tolerant":[0],"technology":[1],"is":[2,111],"becoming":[3],"increasingly":[4],"critical":[5],"due":[6],"to":[7,145],"the":[8,84,99,106],"growing":[9],"complexity":[10],"of":[11,101],"computing":[12],"systems":[13,25],"and":[14,38,122,153],"escalating":[15],"demands":[16],"for":[17,68,157],"reliability.":[18],"Conventional":[19],"recovery":[20,48],"mechanisms":[21],"in":[22,140],"asymmetric":[23],"multiprocessor":[24,159],"often":[26],"incur":[27],"substantial":[28],"overhead":[29],"or":[30],"exhibit":[31],"inefficiencies,":[32],"such":[33],"as":[34,77],"prolonged":[35],"rollback":[36,57,66,103,147],"latency":[37],"complex":[39],"synchronization":[40,126],"protocols.":[41],"This":[42],"paper":[43],"introduces":[44],"an":[45,114,151],"adaptive":[46],"fast":[47],"scheme":[49,110,135],"based":[50],"on":[51,56,113],"checkpoints":[52],"that":[53,133],"minimizes":[54],"reliance":[55],"by":[58],"prioritizing":[59],"roll-forward":[60],"execution":[61,142],"where":[62],"feasible,":[63],"while":[64],"retaining":[65],"capabilities":[67],"severe":[69],"failures.":[70],"Using":[71],"a":[72,78,93],"triple":[73],"modular":[74],"redundancy":[75],"system":[76],"case":[79],"study,":[80],"we":[81,96],"comprehensively":[82],"detail":[83],"proposed":[85,107],"scheme\u2019s":[86],"operation.":[87],"By":[88],"modeling":[89],"fault":[90],"occurrences":[91],"via":[92],"Poisson":[94],"process,":[95],"theoretically":[97],"analyze":[98],"performance":[100],"conventional":[102],"algorithms":[104],"against":[105],"strategy.":[108],"The":[109],"implemented":[112],"FPGA":[115],"platform":[116],"with":[117],"heterogeneous":[118],"processors":[119],"(ARM,":[120],"MIPS,":[121],"RISC-V),":[123],"demonstrating":[124],"practical":[125],"across":[127],"diverse":[128],"architectures.":[129],"Experimental":[130],"results":[131],"demonstrate":[132],"our":[134],"achieves":[136],"over":[137],"10%":[138],"reduction":[139],"average":[141],"time":[143],"compared":[144],"traditional":[146],"methods,":[148],"thereby":[149],"providing":[150],"efficient":[152],"hardware-validated":[154],"fault-tolerant":[155],"solution":[156],"advanced":[158],"systems.":[160]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-03T00:00:00"}